DAC1230LCJ National Semiconductor, DAC1230LCJ Datasheet - Page 8

no-image

DAC1230LCJ

Manufacturer Part Number
DAC1230LCJ
Description
IC DAC MPU COMPATIBLE 10-DIP
Manufacturer
National Semiconductor
Series
MICRO-DAC™r
Datasheet

Specifications of DAC1230LCJ

Settling Time
1µs
Number Of Bits
12
Data Interface
Parallel
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
500mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DAC1230LCJ

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC1230LCJ
Manufacturer:
ON
Quantity:
70
Part Number:
DAC1230LCJ
Manufacturer:
VPT
Quantity:
38
Part Number:
DAC1230LCJ
Quantity:
200
Part Number:
DAC1230LCJ
Manufacturer:
ALTERA
0
Part Number:
DAC1230LCJ
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DAC1230LCJ-1
Manufacturer:
ON
Quantity:
41
Part Number:
DAC1230LCJ-1
Manufacturer:
NS
Quantity:
5 507
Part Number:
DAC1230LCJ-1
Manufacturer:
FREESCA
Quantity:
72
Part Number:
DAC1230LCJ-1
Manufacturer:
NSC
Quantity:
713
Company:
Part Number:
DAC1230LCJ-1
Quantity:
4
Application Hints
1 4 Left-Justified Data Format
It is important to realize that the input registers of these
DACs are arranged to accept a left-justified data word from
the microprocessor with the most significant 8 bits coming
first (Byte 1) and the lower 4 bits second Left justification
simply means that the binary point is assumed to be located
to the left of the most significant bit Figure 3 shows how the
12 bits of DAC data should be arranged in 2 8-bit registers
of an 8-bit processor before being written to the DAC
FIGURE 3 Left-Justified Data Format
X
e
don’t care
(Continued)
FIGURE 4 16-Bit Data Bus Interface for the DAC1208 Series
XFER and WR2 grounded Byte 1 Byte 2 tied to V
TL H 5690-10
Interface Timing
8
1 5 16-Bit Data Bus Interface
The DAC1208 series provides all 12 digital input lines to
permit a direct parallel interface to a 16-bit data bus In this
instance double buffering is not always necessary (unless a
simultaneous updating of several DACs or a data transfer
via an external strobe is desired) so the 12-bit DAC register
can be wired to flow-through whereby its Q outputs always
reflect the state of its D inputs The external connections
required and the timing diagram for this single buffered ap-
plication are shown in Figure 4 Note that either left or right-
justified data from the processor can be accommodated
with a 16-bit data bus
1 6 Flow-Through Operation
Through primarily designed to provide microprocessor inter-
face compatibility the MICRO-DACs can easily be config-
ured to allow the analog output to continuously reflect the
state of an applied digital input This is most useful in appli-
CC
TL H 5690-11

Related parts for DAC1230LCJ