ATF1504ASVL-20AU100 Atmel, ATF1504ASVL-20AU100 Datasheet

IC CPLD 20NS LOWV LOWPWR 100TQFP

ATF1504ASVL-20AU100

Manufacturer Part Number
ATF1504ASVL-20AU100
Description
IC CPLD 20NS LOWV LOWPWR 100TQFP
Manufacturer
Atmel
Series
ATF1504ASV(L)r
Datasheet

Specifications of ATF1504ASVL-20AU100

Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
20.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Macrocells
64
Number Of I /o
64
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Product Terms Per Macro
40
Maximum Operating Frequency
66 MHz
Delay Time
20 ns
Number Of Programmable I/os
64
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
For Use With
ATF15XX-DK3 - KIT DEV FOR ATF15XX CPLD'S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Number Of Logic Elements/cells
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATF1504ASVL-20AU100
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATF1504ASVL-20AU100
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Features
Enhanced Features
High-density, High-performance, Electrically-erasable Complex
Programmable Logic Device
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
Advanced Power Management Features
Available in Commercial and Industrial Temperature Ranges
Available in 44-, 68-, and 84-lead PLCC; 44- and 100-lead TQFP; and 100-lead PQFP
Advanced EE Technology
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
Security Fuse Feature
Green (Pb/Halide-free/RoHS Compliant) Package Options
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
Transparent-latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
CC
– 3.0 to 3.6V Operating Range
– 64 Macrocells
– 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
– 44, 68, 84, 100 Pins
– 15 ns Maximum Pin-to-pin Delay
– Registered Operation up to 77 MHz
– Enhanced Routing Resources
– D/T/Latch Configurable Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
– Programmable Output Open-collector Option
– Maximum Logic Utilization by Burying a Register with a COM Output
– Automatic 5 µA Standby for “L” Version
– Pin-controlled 100 µA Standby Mode (Typical)
– Programmable Pin-keeper Circuits on Inputs and I/Os
– Reduced-power Feature per Macrocell
– 100% Tested
– Completely Reprogrammable
– 10,000 Program/Erase Cycles
– 20 Year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
– Edge-controlled Power-down “L”
– Individual Macrocell Power Option
– Disable ITD on Global Clocks, Inputs and I/O
Power-up Reset Option
Low-voltage,
Complex
Programmable
Logic Device
ATF1504ASV
ATF1504ASVL
Rev. 1409J–PLD–6/05
1

Related parts for ATF1504ASVL-20AU100

ATF1504ASVL-20AU100 Summary of contents

Page 1

... Pull-up Option on JTAG Pins TMS and TDI • Advanced Power Management Features – Edge-controlled Power-down “L” – Individual Macrocell Power Option – Disable ITD on Global Clocks, Inputs and I/O Low-voltage, Complex Programmable Logic Device ATF1504ASV ATF1504ASVL Rev. 1409J–PLD–6/05 1 ...

Page 2

TQFP Top View I/O/TDI 1 I/O 2 I/O 3 GND 4 PD1/I/O 5 I/O 6 TMS/I/O 7 I/O 8 VCC 9 I/O 10 I/O 11 68-lead PLCC Top View I/O 10 VCCIO 11 I/O/TD1 12 I/O 13 I/O 14 ...

Page 3

PQFP Top View I/O 3 I/O 4 VCCIO 5 I/O/TDI I I/O 10 I/O 11 I/O 12 GND 13 I/O/PD1 14 I/O 15 I/O 16 I/O/TMS 17 I/O 18 ...

Page 4

... The ATF1504ASV( high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel’s proven electrically-erasable memory technology. With 64 logic macrocells and inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1504ASV(L)’s enhanced routing switch matri- ces increase usable gate count and the odds of successful pin-locked design modifications ...

Page 5

Block Diagram Product Terms and Select Mux 1409J–PLD–6/05 Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1504ASV(L). Two bytes (16 bits) of User Signature are ...

Page 6

OR/XOR/CASCADE Logic Flip-flop Extra Feedback I/O Control Global Bus/Switch Matrix Foldback Bus ATF1504ASV(L) 6 The ATF1504ASV(L)’s logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the ...

Page 7

Figure 1. ATF1504ASV(L) Macrocell Programmable Pin-keeper Option for Inputs and I/Os The ATF1504ASV(L) offers the option of programming all input and I/O pins so that pin keeper circuits can be utilized. When any pin is driven high or low and ...

Page 8

Input Diagram I/O Diagram Speed/Power Management ATF1504ASV(L) 8 The ATF1504ASV(L) has several built-in speed and power management features. The ATF1504ASV(L) contains circuitry that automatically puts the device into a low power standby mode when no logic transitions are occurring. This ...

Page 9

... Large. To ensure a robust operating environment in applications where the device is operated near 3.0V, Atmel recommends that during the fitting process users configure the device with the Power-up Reset hysteresis set to Large. For conversions, Atmel POF2JED users should include the flag “-power_reset” on the command line after “file- name.POF” ...

Page 10

... To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities. ATF1504ASV(L) devices can also be programmed using standard third-party program- mers. With third-party programmer the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic ...

Page 11

DC and AC Operating Conditions Operating Temperature (Ambient)) V (3.3V) Power Supply CC DC Characteristics Symbol Parameter Input or I/O Low I IL Leakage Current Input or I/O High I IH Leakage Current Tri-State Output I OZ Off-State Current Power ...

Page 12

Absolute Maximum Ratings* Temperature Under Bias.................................. -40°C to +85°C Storage Temperature ..................................... -65°C to +150°C Voltage on Any Pin with Respect to Ground .........................................-2.0V to +7.0V Voltage on Input Pins with Respect to Ground During Programming.....................................-2.0V to +14.0V Programming Voltage ...

Page 13

AC Characteristics Symbol Parameter t Input or Feedback to Non-Registered Output PD1 t I/O Input or Feedback to Non-Registered Feedback PD2 t Global Clock Setup Time SU t Global Clock Hold Time H t Global Clock Setup Time of Fast ...

Page 14

AC Characteristics (Continued) Symbol Parameter Output Buffer Enable Delay t ZX2 (Slow slew rate = OFF; V Output Buffer Enable Delay t ZX3 (Slow slew rate = ON Output Buffer Disable Delay ( Register Setup Time ...

Page 15

Power-down Mode Power Down AC Characteristics Symbol Parameter t Valid I, I/O before PD High IVDH (2) t Valid OE before PD High GVDH (2) t Valid Clock before PD High CVDH t I, I/O Don’t Care after PD High ...

Page 16

JTAG-BST/ISP Overview JTAG Boundary-scan Cell (BSC) Testing BSC Configuration for Input and I/O Pins (Except JTAG TAP Pins) ATF1504ASV(L) 16 The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the ATF1504ASV(L). The boundary-scan technique involves ...

Page 17

BSC Configuration for Macrocell 1409J–PLD–6/05 Pin BSC 0 Pin 1 TDI Shift TDO OEJ OUTJ Capture Update DR DR TDI Clock Shift Macrocell BSC ATF1504ASV(L) TDO D Q ...

Page 18

ATF1504ASV Dedicated Pinouts 44-lead Dedicated Pin TQFP INPUT/OE2/GCLK2 40 INPUT/GCLR 39 INPUT/OE1 38 INPUT/GCLK1 37 I/O /GCLK3 35 I (1, I/O / TDI (JTAG) 1 I/O / TMS (JTAG) 7 I/O / TCK (JTAG) 26 I/O ...

Page 19

ATF1504ASV I/O Pinouts 44-lead 44-lead 68-lead MC PLC PLCC TQFP PLCC PD1 ...

Page 20

SUPPLY CURRENT VS. SUPPLY VOLTAGE (T = 25° 100 75 STANDARD POWER 2.50 2.75 3.00 3.25 SUPPLY VOLTAGE (V) SUPPLY CURRENT VS. SUPPLY VOLTAGE PIN-CONTROLLED POWER-DOWN MODE (T = 25° ...

Page 21

OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE (V = 3.3V 25° 100 0.5 1 1.5 2 OUTPUT VOLTAGE (V) INPUT CLAMP CURRENT VS. INPUT VOLTAGE (V = 3.3V 25°C) ...

Page 22

... ATF1504ASV-15 JI68 ATF1504ASV-15 JI84 ATF1504ASV-15 QI100 ATF1504ASV-15 AI100 ATF1504ASVL-20 AC44 ATF1504ASVL-20 JC44 (2) ATF1504ASVL-20 JC68 (3) ATF1504ASVL-20 JC84 (2) ATF1504ASVL-20 QC100 ATF1504ASVL-20 AC100 ATF1504ASVL-20 AI44 ATF1504ASVL-20 JI44 ATF1504ASVL-20 JI68 ATF1504ASVL-20 JI84 ATF1504ASVL-20 QI100 ATF1504ASVL-20 AI100 by 15%. CC Package Operation Range 44A 44J 68J Commercial 84J ( 100Q1 ...

Page 23

... Body, Plastic Quad Flat Package (PQFP) 100A 100-lead Body, Thin Profile Plastic Quad Flat Package (TQFP) 1409J–PLD–6/05 Ordering Code ATF1504ASV-15 AU44 ATF1504ASV-15 JU44 ATF1504ASV-15 AU100 ATF1504ASVL-20 AU44 ATF1504ASVL-20 JU44 ATF1504ASVL-20 AU100 Package Type ATF1504ASV(L) Package Operation Range 44A Industrial 44J (- +85 C) 100A ...

Page 24

Packaging Information 44A – TQFP PIN 1 PIN 1 IDENTIFIER e C 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm ...

Page 25

PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. ...

Page 26

PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AE. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. ...

Page 27

PLCC 1.14(0.045) X 45˚ 0.51(0.020)MAX 45˚ MAX (3X) Notes: 1. This package conforms to JEDEC reference MS-018, Variation AF. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. ...

Page 28

PQFP PIN 1 ID PIN 0º~7º C 2325 Orchard Parkway San Jose, CA 95131 R ATF1504ASV( TITLE 100Q1, 100-lead Body, 3.2 mm Footprint, ...

Page 29

TQFP PIN 0˚~7˚ L Notes: 1. This package conforms to JEDEC reference MS-026, Variation AED. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and ...

Page 30

Revision History ATF1504ASV(L) 30 Revision Comments Green package options added. 1409J 1409J–PLD–6/05 ...

Page 31

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...

Related keywords