EPM3064ATC100-4 Altera, EPM3064ATC100-4 Datasheet - Page 38

IC MAX 3000A CPLD 64 100-TQFP

EPM3064ATC100-4

Manufacturer Part Number
EPM3064ATC100-4
Description
IC MAX 3000A CPLD 64 100-TQFP
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3064ATC100-4

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
66
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Family Name
MAX 3000A
# Macrocells
64
Number Of Usable Gates
1250
Frequency (max)
250MHz
Propagation Delay Time
4.5ns
Number Of Logic Blocks/elements
4
# I/os (max)
66
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3064ATC100-4
Manufacturer:
ALTERA
Quantity:
3
Part Number:
EPM3064ATC100-4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3064ATC100-4
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EPM3064ATC100-4
Manufacturer:
ALTERA
0
Part Number:
EPM3064ATC100-4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM3064ATC100-4N
Manufacturer:
ALTERA
Quantity:
1 600
Part Number:
EPM3064ATC100-4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3064ATC100-4N
Manufacturer:
ALTERA
0
Part Number:
EPM3064ATC100-4N
Quantity:
32
MAX 3000A Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
(3)
(4)
(5)
38
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
OD3
ZX1
ZX2
ZX3
XZ
SU
H
FSU
FH
RD
COMB
IC
EN
GLOB
PRE
CLR
PIA
LPA
Table 25. EPM3512A Internal Timing Parameters (Part 2 of 2)
Symbol
These values are specified under the recommended operating conditions, as shown in
Figure 11 on page 27
These values are specified for a PIA fan–out of one LAB (16 macrocells). For each additional LAB fan–out in these
devices, add an additional 0.1 ns to the PIA timing value.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
These parameters are measured with a 16–bit loadable, enabled, up/down counter programmed into each LAB.
The t
running in low–power mode.
LPA
Output buffer and pad delay,
slow slew rate = on
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = on
V
Output buffer disable delay
Register setup time
Register hold time
Register setup time of fast input
Register hold time of fast input
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
PIA delay
Low-power adder
parameter must be added to the t
CCIO
CCIO
CCIO
CCIO
= 2.5 V or 3.3 V
= 3.3 V
= 2.5 V
= 3.3 V
Parameter
for more information on switching waveforms.
LAD
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 5 pF
(2)
(5)
Conditions
, t
LAC
, t
IC
, t
EN
, t
SEXP
Min
2.1
0.6
1.6
1.4
, t
ACL
-7
Note (1)
, and t
Max
Speed Grade
6.0
4.0
4.5
9.0
4.0
1.3
0.6
1.8
1.0
1.7
1.0
1.0
3.0
4.5
CPPW
LAD
parameters for macrocells
Min
3.0
0.8
1.6
1.4
Table 13 on page
parameter into the signal
-10
Altera Corporation
Max
10.0
6.5
5.0
5.5
5.0
1.7
0.8
2.3
1.3
2.2
1.4
1.4
4.0
5.0
LPA
parameter
23. See
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM3064ATC100-4