IC MAX 3000A CPLD 64 100-TQFP

EPM3064ATC100-10N

Manufacturer Part NumberEPM3064ATC100-10N
DescriptionIC MAX 3000A CPLD 64 100-TQFP
ManufacturerAltera
SeriesMAX® 3000A
EPM3064ATC100-10N datasheet
 

Specifications of EPM3064ATC100-10N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max10.0ns
Voltage Supply - Internal3 V ~ 3.6 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o66Operating Temperature0°C ~ 85°C
Mounting TypeSurface MountPackage / Case100-TQFP, 100-VQFP
Voltage3.0 V ~ 3.6 VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-1974
EPM3064ATC100-10N
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
Page 19/46

Download datasheet (710Kb)Embed
PrevNext
Figure 7
Figure 7. MAX 3000A JTAG Waveforms
Captured
Table 10
devices.
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
shows the timing information for the JTAG signals.
TMS
TDI
t
JCP
t
t
JCH
JCL
TCK
t
JPZX
TDO
t
JSSU
Signal
to Be
t
JSZX
Signal
to Be
Driven
shows the JTAG timing parameters and values for MAX 3000A
Table 10. JTAG Timing Parameters & Values for MAX 3000A Devices
Parameter
TCK clock period
JCP
TCK clock high time
JCH
TCK clock low time
JCL
JTAG port setup time
JPSU
JTAG port hold time
JPH
JTAG port clock to output
JPCO
JTAG port high impedance to valid output
JPZX
JTAG port valid output to high impedance
JPXZ
Capture register setup time
JSSU
Capture register hold time
JSH
Update register clock to output
JSCO
Update register high impedance to valid output
JSZX
Update register valid output to high impedance
JSXZ
t
t
JPSU
JPH
t
JPCO
t
JSH
t
t
JSCO
JSXZ
Min
100
50
50
20
45
20
45
t
JPXZ
Max
Unit
ns
ns
ns
ns
ns
25
ns
25
ns
25
ns
ns
ns
25
ns
25
ns
25
ns
19