IC MAX 7000 CPLD 64 44-TQFP

EPM7064STC44-10N

Manufacturer Part NumberEPM7064STC44-10N
DescriptionIC MAX 7000 CPLD 64 44-TQFP
ManufacturerAltera
SeriesMAX® 7000
EPM7064STC44-10N datasheet
 


Specifications of EPM7064STC44-10N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max10.0ns
Voltage Supply - Internal4.75 V ~ 5.25 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o36Operating Temperature0°C ~ 70°C
Mounting TypeSurface MountPackage / Case44-TQFP, 44-VQFP
Voltage5VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-2020
EPM7064STC44-10N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
Page 53/66

Download datasheet (2Mb)Embed
PrevNext
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(5)
The f
values represent the highest frequency for pipelined data.
MAX
(6)
Operating conditions: V
CCIO
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The t
parameter must be added to the t
LPA
running in the low-power mode.
Power
Supply power (P) versus frequency (f
is calculated with the following equation:
Consumption
P = P
The P
and switching frequency, can be calculated using the guidelines given in
Application Note 74 (Evaluating Power for Altera
The I
application logic, is calculated with the following equation:
I
CCINT
A × MC
The parameters in this equation are shown below:
MC
MC
MC
f
MAX
tog
A, B, C
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
= 3.3 V ± 10% for commercial and industrial use.
, t
, t
, t
, t
LAD
LAC
IC
EN
SEXP
× V
+ P
= I
INT
IO
CC INT
CC
value, which depends on the device output load characteristics
IO
value, which depends on the switching frequency and the
CCINT
=
+ B × (MC
– MC
TON
DEV
= Number of macrocells with the Turbo Bit option turned on,
TON
as reported in the MAX+PLUS II Report File (.rpt)
= Number of macrocells in the device
DEV
= Total number of macrocells in the design, as reported
USED
in the MAX+PLUS II Report File (.rpt)
= Highest clock frequency to the device
= Average ratio of logic cells toggling at each clock
LC
(typically 0.125)
= Constants, shown in
Table
14. See
Figure 13
parameter into the signal
LAD
, t
, and t
parameters for macrocells
ACL
CPPW
in MHz) for MAX 7000 devices
MAX
+ P
IO
Devices).
) + C × MC
× f
TON
USED
MAX
Table 39
for more
parameter
LPA
× tog
LC
53