EPM7064STC100-10N Altera, EPM7064STC100-10N Datasheet - Page 24

IC MAX 7000 CPLD 64 100-TQFP

EPM7064STC100-10N

Manufacturer Part Number
EPM7064STC100-10N
Description
IC MAX 7000 CPLD 64 100-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064STC100-10N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
68
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2019
EPM7064STC100-10N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
Quantity:
960
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
Quantity:
960
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
Quantity:
10
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA44
Quantity:
1 266
Part Number:
EPM7064STC100-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
0
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
Quantity:
10 445
Part Number:
EPM7064STC100-10N
Manufacturer:
ALTERA
Quantity:
12 831
Company:
Part Number:
EPM7064STC100-10N
Quantity:
1 080
Part Number:
EPM7064STC100-10N(PROG)
Manufacturer:
ALTERA
0
MAX 7000 Programmable Logic Device Family Data Sheet
24
f
Figure 9
Figure 9. MAX 7000 JTAG Waveforms
Table 12
devices.
For more information, see
Boundary-Scan Testing in Altera
Captured
Symbol
Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices
t
t
t
t
t
t
t
t
t
t
t
t
t
JCP
JCH
JCL
JPSU
JPH
JPCO
JPZX
JPXZ
JSSU
JSH
JSCO
JSZX
JSXZ
Driven
Signal
Signal
to Be
to Be
TMS
TDO
TCK
TDI
shows the timing requirements for the JTAG signals.
shows the JTAG timing parameters and values for MAX 7000S
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time
JTAG port hold time
JTAG port clock to output
JTAG port high impedance to valid output
JTAG port valid output to high impedance
Capture register setup time
Capture register hold time
Update register clock to output
Update register high impedance to valid output
Update register valid output to high impedance
t
JCH
t
t
JPZX
JSZX
t
JCP
t
JSSU
t
JCL
Parameter
Application Note 39 (IEEE 1149.1 (JTAG)
t
Devices).
JSH
t
t
JPCO
JSCO
t
JPSU
t
t
JSXZ
JPH
Altera Corporation
100
Min
50
50
20
45
20
45
t
Max
JPXZ
25
25
25
25
25
25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM7064STC100-10N