EPM7064STC44-5 Altera, EPM7064STC44-5 Datasheet - Page 18

IC MAX 7000 CPLD 64 44-TQFP

EPM7064STC44-5

Manufacturer Part Number
EPM7064STC44-5
Description
IC MAX 7000 CPLD 64 44-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet

Specifications of EPM7064STC44-5

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
5.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
64
Number Of Gates
1250
Number Of I /o
36
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
4
Family Name
MAX 7000S
# Macrocells
64
Number Of Usable Gates
1250
Frequency (max)
250MHz
Propagation Delay Time
5ns
Number Of Logic Blocks/elements
4
# I/os (max)
36
Operating Supply Voltage (typ)
5V
In System Programmable
Yes
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
44
Package Type
TQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2313

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7064STC44-5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064STC44-5
Manufacturer:
ALTERA
Quantity:
1 000
Part Number:
EPM7064STC44-5
Manufacturer:
ALTERA
Quantity:
4 000
Part Number:
EPM7064STC44-5
Manufacturer:
ALTERA
0
Part Number:
EPM7064STC44-5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM7064STC44-5F
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7064STC44-5F
Quantity:
31
Part Number:
EPM7064STC44-5N
Manufacturer:
MICRON
Quantity:
2 001
Part Number:
EPM7064STC44-5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 7000 Programmable Logic Device Family Data Sheet
18
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
By combining the pulse and shift times for each of the programming
stages, the program or verify time can be derived as a function of the TCK
frequency, the number of devices, and specific target device(s). Because
different ISP-capable devices have a different number of EEPROM cells,
both the total fixed and total variable times are unique for a single device.
Programming a Single MAX 7000S Device
The time required to program a single MAX 7000S device in-system can
be calculated from the following formula:
where: t
The ISP times for a stand-alone verification of a single MAX 7000S device
can be calculated from the following formula:
where: t
t PROG
t
VER
A pulse time to erase, program, or read the EEPROM cells.
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
=
=
t
VPULSE
t
Cycle
f
t
Cycle
TCK
t PPULSE
PROG
PPULSE
VER
VPULSE
PTCK
VTCK
+
+
Cycle
--------------------------------
Cycle
------------------------------- -
= Programming time
= Sum of the fixed times to erase, program, and
= Number of TCK cycles to program a device
= TCK frequency
f
= Verify time
= Sum of the fixed times to verify the EEPROM cells
= Number of TCK cycles to verify a device
TCK
f
TCK
VTCK
verify the EEPROM cells
PTCK
Altera Corporation

Related parts for EPM7064STC44-5