IC MAX 7000 CPLD 64 100-TQFP

EPM7064STI100-7N

Manufacturer Part NumberEPM7064STI100-7N
DescriptionIC MAX 7000 CPLD 64 100-TQFP
ManufacturerAltera
SeriesMAX® 7000
EPM7064STI100-7N datasheet
 


Specifications of EPM7064STI100-7N

Programmable TypeIn System ProgrammableDelay Time Tpd(1) Max7.5ns
Voltage Supply - Internal4.5 V ~ 5.5 VNumber Of Logic Elements/blocks4
Number Of Macrocells64Number Of Gates1250
Number Of I /o68Operating Temperature-40°C ~ 85°C
Mounting TypeSurface MountPackage / Case100-TQFP, 100-VQFP
Voltage5VMemory TypeEEPROM
Number Of Logic Elements/cells4Lead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names544-2315
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
Page 28/66

Download datasheet (2Mb)Embed
PrevNext
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
See the
Operating Requirements for Altera Devices Data
(2)
Minimum DC input voltage on I/O pins is –0.5 V and on 4 dedicated input pins is –0.3 V. During transitions, the
inputs may undershoot to –2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than
20 ns.
(3)
Numbers in parentheses are for industrial-temperature-range devices.
(4)
V
must rise monotonically.
CC
The POR time for all 7000S devices does not exceed 300 μs. The sufficient V
(5)
device is fully initialized within the POR time after V
(6)
3.3-V I/O operation is not available for 44-pin packages.
(7)
The V
parameter applies only to MAX 7000S devices.
CCISP
(8)
During in-system programming, the minimum DC input voltage is –0.3 V.
(9)
These values are specified under the MAX 7000 recommended operating conditions in
(10) The parameter is measured with 50% of the outputs each sourcing the specified current. The I
to high-level TTL or CMOS output current.
(11) The parameter is measured with 50% of the outputs each sinking the specified current. The I
low-level TTL, PCI, or CMOS output current.
(12) When the JTAG interface is enabled in MAX 7000S devices, the input leakage current on the JTAG pins is typically
–60 μA.
(13) Capacitance is measured at 25° C and is sample-tested only. The
Figure 11
devices.
Figure 11. Output Drive Characteristics of 5.0-V MAX 7000 Devices
150
120
90
Typical
I
O
Output
Current (mA)
60
30
1
2
V
Output Voltage (V)
O
Timing Model
MAX 7000 device timing can be analyzed with the Altera software, with a
variety of popular industry-standard EDA simulators and timing
analyzers, or with the timing model shown in
devices have fixed internal delays that enable the designer to determine
the worst-case timing of any design. The Altera software provides timing
simulation, point-to-point delay prediction, and detailed timing analysis
for a device-wide performance evaluation.
28
Sheet.
reaches the sufficient POR voltage level.
CCINT
OE1
shows the typical output drive characteristics of MAX 7000
I
OL
Typical
I
O
Output
V
= 5.0 V
CCIO
Current (mA)
Room Temperature
I
OH
3
4
5
voltage level for POR is 4.5 V. The
CCINT
Table 14 on page
parameter refers
OH
parameter refers to
OL
pin has a maximum capacitance of 20 pF.
150
I
OL
120
90
V
= 3.3 V
C CIO
Room Temperature
60
I
OH
30
3.3
1
2
3
4
V
Output Voltage (V)
O
Figure
12. MAX 7000
Altera Corporation
26.
5