IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 

Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 38/86

Download datasheet (2Mb)Embed
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Tables 11
for -1 and -2 speed-grade devices, respectively.
Table 11. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices
Symbol
Parameter
t
Input rise time
R
t
Input fall time
F
t
Input duty cycle
INDUTY
f
Input clock frequency (ClockBoost clock
CLK1
multiplication factor equals 1)
f
Input clock frequency (ClockBoost clock
CLK2
multiplication factor equals 2)
f
Input deviation from user specification in the
CLKDEV
Altera software
(1)
t
Input clock stability (measured between
INCLKSTB
adjacent clocks)
t
Time required for ClockLock or ClockBoost
LOCK
to acquire lock
(3)
t
Jitter on ClockLock or ClockBoost-
JITTER
generated clock
(4)
t
Duty cycle for ClockLock or ClockBoost-
OUTDUTY
generated clock
38
and
12
summarize the ClockLock and ClockBoost parameters
Condition
t
<100
INCLKSTB
t
< 50
INCLKSTB
Min
Typ
Max
Unit
5
5
40
60
25
180
MHz
16
90
MHz
25,000
PPM
(2)
100
10
250
(4)
200
(4)
40
50
60
Altera Corporation
ns
ns
%
ps
s
ps
ps
%