IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 

Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 43/86

Download datasheet (2Mb)Embed
PrevNext
Table 16. 32-Bit IDCODE for ACEX 1K Devices
Device
Version
(4 Bits)
EP1K10
0001
EP1K30
0001
EP1K50
0001
EP1K100
0010
Notes to tables:
(1)
The most significant bit (MSB) is on the left.
(2)
The least significant bit (LSB) for all JTAG IDCODEs is 1.
f
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Note (1)
IDCODE (32 Bits)
Part Number (16 Bits)
0001 0000 0001 0000
0001 0000 0011 0000
0001 0000 0101 0000
0000 0001 0000 0000
ACEX 1K devices include weak pull-up resistors on the JTAG pins.
For more information, see the following documents:
Application Note 39 (IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in
Altera Devices)
ByteBlasterMV Parallel Port Download Cable Data Sheet
BitBlaster Serial Download Cable Data Sheet
Jam Programming & Test Language Specification
Figure 20
shows the timing requirements for the JTAG signals.
Manufacturer’s
1 (1 Bit)
Identity (11 Bits)
00001101110
1
00001101110
1
00001101110
1
00001101110
1
(2)
13
43