IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 

Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 51/86

Download datasheet (2Mb)Embed
PrevNext
Figure 24. ACEX 1K Device Timing Model
Dedicated
Clock/Input
Figure 25. ACEX 1K Device LE Timing Model
Carry-In
Data-In
Control-In
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 24
shows the overall timing model, which maps the possible paths
to and from the various elements of the ACEX 1K device.
Interconnect
Logic
Element
Figures 25
through
28
show the delays that correspond to various paths
and functions within the LE, IOE, EAB, and bidirectional timing models.
Cascade-In
LUT Delay
t
LUT
t
RLUT
t
CLUT
Packed Register
Delay
t
PACKED
Register Control
Delay
t
C
t
EN
Carry Chain
Delay
t
CGENR
t
CGEN
t
CICO
t
LABCARRY
Carry-Out
Embedded Array
Block
Register
Delays
t
CO
t
COMB
t
SU
t
H
t
PRE
t
CLR
t
CASC
t
LABCASC
Cascade-Out
I/O Element
13
Data-Out
51