IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 


Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 52/86

Download datasheet (2Mb)Embed
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 26. ACEX 1K Device IOE Timing Model
Data-In
Clock Enable
Clear
Clock
Output Enable
Feedback Delay
Data Feedback
into FastTrack
Interconnect
Figure 27. ACEX 1K Device EAB Timing Model
EAB Data Input
Delays
Data-In
t
EABDATA1
t
Address
EABDATA2
Write Enable
Input Delays
t
EABWE1
WE
t
EABWE2
EAB Clock
Delay
Input Register
Clock
t
EABCLK
Output Register
Clock
Read Enable
Input Delays
t
EABRE1
RE
t
EABRE2
52
Output Data
I/O Register
Delay
t
IOD
I/O Element
Contol Delay
t
IOC
Input Register Delay
I/O Register
t
IOFD
Input Delay
t
INCOMB
Input Register
RAM/ROM
Delays
Block Delays
t
t
EABCO
AA
t
t
EABBYPASS
DD
t
t
EABSU
WP
t
t
EABH
WDSU
t
t
EABCH
WDH
t
t
EABCL
WASU
t
WAH
t
WO
t
RP
t
RASU
t
RAH
Output
Delays
Delays
t
IOCO
t
OD1
t
IOCOMB
t
OD2
t
IOSU
t
OD3
t
IOH
t
XZ
t
IOCLR
t
ZX1
t
ZX2
t
ZX3
t
INREG
Output Register
EAB Output
Delays
Delay
t
t
EABCO
EABOUT
t
EABBYPASS
t
EABSU
t
EABH
t
EABCH
t
EABCL
Data-Out
Altera Corporation