IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 

Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 54/86

Download datasheet (2Mb)Embed
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 30. EAB Synchronous Timing Waveforms
EAB Synchronous Read
WE
Address
a0
t
EABDATASU
CLK
Data-Out
EAB Synchronous Write (EAB Output Registers Used)
WE
din1
Data-In
a0
a1
Address
t
EABWESU
CLK
Data-Out
Tables 22
parameters.
Table 22. LE Timing Microparameters (Part 1 of 2)
Symbol
t
LUT delay for data-in
LUT
t
LUT delay for carry-in
CLUT
t
LUT delay for LE register feedback
RLUT
t
Data-in to packed register delay
PACKED
t
LE register enable delay
EN
t
Carry-in to carry-out delay
CICO
t
Data-in to carry-out delay
CGEN
t
LE register feedback to carry-out delay
CGENR
54
a1
t
EABDATAH
t
EABDATACO
din2
a2
t
EABDATAH
t
EABDATASU
t
EABWCREG
dout0
dout1
through
26
describe the ACEX 1K device internal timing
Note (1)
Parameter
a2
t
EABRCREG
d1
din3
a3
t
EABWEH
t
EABDATACO
din1
din2
din3
Altera Corporation
a3
d2
a2
din2
Conditions