IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 


Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 55/86

Download datasheet (2Mb)Embed
PrevNext
Table 22. LE Timing Microparameters (Part 2 of 2)
Symbol
t
Cascade-in to cascade-out delay
CASC
t
LE register control signal delay
C
t
LE register clock-to-output delay
CO
t
Combinatorial delay
COMB
t
LE register setup time for data and enable signals before clock; LE register
SU
recovery time after asynchronous clear, preset, or load
t
LE register hold time for data and enable signals after clock
H
t
LE register preset delay
PRE
t
LE register clear delay
CLR
t
Minimum clock high time from clock pin
CH
t
Minimum clock low time from clock pin
CL
Table 23. IOE Timing Microparameters
Symbol
t
IOE data delay
IOD
t
IOE register control signal delay
IOC
t
IOE register clock-to-output delay
IOCO
t
IOE combinatorial delay
IOCOMB
t
IOE register setup time for data and enable signals before clock; IOE register
IOSU
recovery time after asynchronous clear
t
IOE register hold time for data and enable signals after clock
IOH
t
IOE register clear time
IOCLR
t
Output buffer and pad delay, slow slew rate = off, V
OD1
t
Output buffer and pad delay, slow slew rate = off, V
OD2
t
Output buffer and pad delay, slow slew rate = on
OD3
t
IOE output buffer disable delay
XZ
t
IOE output buffer enable delay, slow slew rate = off, V
ZX1
t
IOE output buffer enable delay, slow slew rate = off, V
ZX2
t
IOE output buffer enable delay, slow slew rate = on
ZX3
t
IOE input pad and buffer to IOE register delay
INREG
t
IOE register feedback delay
IOFD
t
IOE input pad and buffer to FastTrack Interconnect delay
INCOMB
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
Note (1)
Parameter
Note (1)
Parameter
= 3.3 V
CCIO
= 2.5 V
CCIO
= 3.3 V
CCIO
= 2.5 V
CCIO
Conditions
13
Conditions
C1 = 35 pF
(2)
C1 = 35 pF
(3)
C1 = 35 pF
(4)
C1 = 35 pF
(2)
C1 = 35 pF
(3)
C1 = 35 pF
(4)
55