IC ACEX 1K FPGA 10K 100-TQFP

EP1K10TC100-3

Manufacturer Part NumberEP1K10TC100-3
DescriptionIC ACEX 1K FPGA 10K 100-TQFP
ManufacturerAltera
SeriesACEX-1K®
EP1K10TC100-3 datasheet
 

Specifications of EP1K10TC100-3

Number Of Logic Elements/cells576Number Of Labs/clbs72
Total Ram Bits12288Number Of I /o66
Number Of Gates56000Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 70°C
Package / Case100-TQFP, 100-VQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-1027  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 56/86

Download datasheet (2Mb)Embed
PrevNext
ACEX 1K Programmable Logic Device Family Data Sheet
Table 24. EAB Timing Microparameters
Symbol
t
Data or address delay to EAB for combinatorial input
EABDATA1
t
Data or address delay to EAB for registered input
EABDATA2
t
Write enable delay to EAB for combinatorial input
EABWE1
t
Write enable delay to EAB for registered input
EABWE2
t
Read enable delay to EAB for combinatorial input
EABRE1
t
Read enable delay to EAB for registered input
EABRE2
t
EAB register clock delay
EABCLK
t
EAB register clock-to-output delay
EABCO
t
Bypass register delay
EABBYPASS
t
EAB register setup time before clock
EABSU
t
EAB register hold time after clock
EABH
t
EAB register asynchronous clear time to output delay
EABCLR
t
Address access delay (including the read enable to output delay)
AA
t
Write pulse width
WP
t
Read pulse width
RP
t
Data setup time before falling edge of write pulse
WDSU
t
Data hold time after falling edge of write pulse
WDH
t
Address setup time before rising edge of write pulse
WASU
t
Address hold time after falling edge of write pulse
WAH
t
Address setup time before rising edge of read pulse
RASU
t
Address hold time after falling edge of read pulse
RAH
t
Write enable to data output valid delay
WO
t
Data-in to data-out valid delay
DD
t
Data-out delay
EABOUT
t
Clock high time
EABCH
t
Clock low time
EABCL
56
Note (1)
Parameter
Conditions
(5)
(5)
(5)
(5)
Altera Corporation