IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100I7N

Manufacturer Part NumberEP1C3T100I7N
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100I7N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case100-TQFP, 100-VQFP
Family NameCyclone®Number Of Logic Blocks/elements2910
# I/os (max)65Frequency (max)320.1MHz
Process Technology0.13um (CMOS)Operating Supply Voltage (typ)1.5V
Logic Cells2910Ram Bits59904
Operating Supply Voltage (min)1.425VOperating Supply Voltage (max)1.575V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count100
Package TypeTQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1663
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 32/106

Download datasheet (2Mb)Embed
PrevNext
Cyclone Device Handbook, Volume 1
Figure 2–18. Input/Output Clock Mode in True Dual-Port Mode
6 LAB Row Clocks
6
data
[ ]
A
D
Q
ENA
byteena
[ ]
A
D
Q
ENA
address
[ ]
D
Q
A
ENA
wren
A
D
Q
clken
A
ENA
Generator
clock
A
Notes to
Figure
2–18:
(1)
All registers shown have asynchronous clear ports.
(2)
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
2–26
Preliminary
Notes
A
Memory Block
B
256 × 16 (2)
Data In
Data In
512 × 8
1,024 × 4
2,048 × 2
4,096 × 1
Byte Enable A
Byte Enable B
Address A
Address B
Write/Read
Write/Read
Write
Enable
Enable
Pulse
Data Out
Data Out
D
Q
Q
D
ENA
ENA
q
[ ]
q
[ ]
A
B
(1),
(2)
6
Q
D
ENA
Q
D
ENA
Q
D
ENA
Write
Q
D
Pulse
ENA
Generator
Altera Corporation
May 2008
data
[ ]
B
byteena
[ ]
B
address
[ ]
B
wren
B
clken
B
clock
B