IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100I7N

Manufacturer Part NumberEP1C3T100I7N
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100I7N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case100-TQFP, 100-VQFP
Family NameCyclone®Number Of Logic Blocks/elements2910
# I/os (max)65Frequency (max)320.1MHz
Process Technology0.13um (CMOS)Operating Supply Voltage (typ)1.5V
Logic Cells2910Ram Bits59904
Operating Supply Voltage (min)1.425VOperating Supply Voltage (max)1.575V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count100
Package TypeTQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1663
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 58/106

Download datasheet (2Mb)Embed
PrevNext
Cyclone Device Handbook, Volume 1
Advanced I/O Standard Support
Cyclone device IOEs support the following I/O standards:
Table 2–12
Table 2–12. Cyclone I/O Standards
I/O Standard
3.3-V LVTTL/LVCMOS
Single-ended
2.5-V LVTTL/LVCMOS
Single-ended
1.8-V LVTTL/LVCMOS
Single-ended
1.5-V LVCMOS
Single-ended
(1)
3.3-V PCI
Single-ended
LVDS
(2)
Differential
RSDS
(2)
Differential
SSTL-2 class I and II
Voltage-referenced
SSTL-3 class I and II
Voltage-referenced
Differential SSTL-2
(3)
Differential
Notes to
Table
2–12:
(1)
There is no megafunction support for EP1C3 devices for the PCI compiler. However, EP1C3 devices support PCI
by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device
requires an external diode for PCI compliance.
(2)
EP1C3 devices in the 100-pin TQFP package do not support the LVDS and RSDS I/O standards.
(3)
This I/O standard is only available on output clock pins (PLL_OUT pins). EP1C3 devices in the 100-pin package
do not support this I/O standard as it does not have PLL_OUT pins.
Cyclone devices contain four I/O banks, as shown in
banks 1 and 3 support all the I/O standards listed in
banks 2 and 4 support all the I/O standards listed in
3.3-V PCI standard. I/O banks 2 and 4 contain dual-purpose DQS, DQ,
2–52
Preliminary
3.3-V LVTTL/LVCMOS
2.5-V LVTTL/LVCMOS
1.8-V LVTTL/LVCMOS
1.5-V LVCMOS
3.3-V PCI
LVDS
RSDS
SSTL-2 class I and II
SSTL-3 class I and II
Differential SSTL-2 class II (on output clocks only)
describes the I/O standards supported by Cyclone devices.
Input Reference
Type
Voltage (V
) (V)
REF
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1.25
1.5
1.25
Board
Output Supply
Termination
Voltage (V
) (V)
CCIO
Voltage (V
) (V)
TT
3.3
N/A
2.5
N/A
1.8
N/A
1.5
N/A
3.3
N/A
2.5
N/A
2.5
N/A
2.5
1.25
3.3
1.5
2.5
1.25
Figure
2–35. I/O
Table
2–12. I/O
Table 2–12
except the
Altera Corporation
May 2008