EP1C3T100I7N | |
|---|---|
| Manufacturer Part Number | EP1C3T100I7N |
| Description | IC CYCLONE FPGA 2910 LE 100-TQFP |
| Manufacturer | Altera |
| Series | Cyclone® |
| EP1C3T100I7N datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of EP1C3T100I7N | |||
|---|---|---|---|
| Number Of Logic Elements/cells | 2910 | Number Of Labs/clbs | 291 |
| Total Ram Bits | 59904 | Number Of I /o | 65 |
| Voltage - Supply | 1.425 V ~ 1.575 V | Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C | Package / Case | 100-TQFP, 100-VQFP |
| Family Name | Cyclone® | Number Of Logic Blocks/elements | 2910 |
| # I/os (max) | 65 | Frequency (max) | 320.1MHz |
| Process Technology | 0.13um (CMOS) | Operating Supply Voltage (typ) | 1.5V |
| Logic Cells | 2910 | Ram Bits | 59904 |
| Operating Supply Voltage (min) | 1.425V | Operating Supply Voltage (max) | 1.575V |
| Operating Temp Range | -40C to 100C | Operating Temperature Classification | Industrial |
| Mounting | Surface Mount | Pin Count | 100 |
| Package Type | TQFP | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
| Number Of Gates | - | Other names | 544-1663 |
PrevNext
Cyclone Device Handbook, Volume 1
Table 3–1. Cyclone JTAG Instructions (Part 2 of 2)
JTAG Instruction
Instruction Code
USERCODE
00 0000 0111
IDCODE
00 0000 0110
HIGHZ
(1)
00 0000 1011
CLAMP
(1)
00 0000 1010
ICR instructions
—
PULSE_NCONFIG
00 0000 0001
CONFIG_IO
00 0000 1101
SignalTap II
—
instructions
Note to
Table
3–1:
Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.
(1)
In the Quartus II software, there is an Auto Usercode feature where you
can choose to use the checksum value of a programming file as the JTAG
user code. If selected, the checksum is automatically loaded to the
USERCODE register. Choose Assignments > Device > Device and Pin
Options > General. Turn on Auto Usercode.
3–2
Preliminary
Description
Selects the 32-bit USERCODE register and places it between the
TDI and TDO pins, allowing the USERCODE to be serially shifted
out of TDO.
Selects the IDCODE register and places it between TDI and TDO,
allowing the IDCODE to be serially shifted out of TDO.
Places the 1-bit bypass register between the TDI and TDO pins,
which allows the BST data to pass synchronously through selected
devices to adjacent devices during normal device operation, while
tri-stating all of the I/O pins.
Places the 1-bit bypass register between the TDI and TDO pins,
which allows the BST data to pass synchronously through selected
devices to adjacent devices during normal device operation while
holding I/O pins to a state defined by the data in the boundary-scan
register.
Used when configuring a Cyclone device via the JTAG port with a
TM
TM
MasterBlaster
or ByteBlasterMV
using a Jam File or Jam Byte-Code File via an embedded
processor.
nCONFIG
Emulates pulsing the
pin low to trigger reconfiguration
even though the physical pin is unaffected.
Allows configuration of I/O standards through the JTAG chain for
JTAG testing. Can be executed before, after, or during
configuration. Stops configuration if executed during configuration.
CONFIG_IO
Once issued, the
instruction will hold
nSTATUS
to reset the configuration device.
device is reconfigured.
Monitors internal device operation with the SignalTap II embedded
logic analyzer.
download cable, or when
nSTATUS
low
is held low until the
Altera Corporation
May 2008
Related parts for EP1C3T100I7N | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Altera Corporation | ||
|
|
Altera Corporation |
|
|
|
|
Altera Corporation | ||
|
|
Altera Corporation |
|
|
|
|
Altera Corporation | ||
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
IC CYCLONE FPGA 2910 LE 100-TQFP | Altera |
|
|
|
Altera Corporation | ||
|
|
Altera Corporation |
|
|
|
|
Altera Corporation | ||

