IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100I7N

Manufacturer Part NumberEP1C3T100I7N
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100I7N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case100-TQFP, 100-VQFP
Family NameCyclone®Number Of Logic Blocks/elements2910
# I/os (max)65Frequency (max)320.1MHz
Process Technology0.13um (CMOS)Operating Supply Voltage (typ)1.5V
Logic Cells2910Ram Bits59904
Operating Supply Voltage (min)1.425VOperating Supply Voltage (max)1.575V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count100
Package TypeTQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1663
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 81/106

Download datasheet (2Mb)Embed
PrevNext
Table 4–20. Cyclone Device Performance
Resource
Design Size and
Used
Function
M4K
RAM 128 × 36 bit Single port
memory
RAM 128 × 36 bit Simple
block
dual-port
mode
RAM 256 × 18 bit True dual-
port mode
FIFO 128 × 36 bit
Shift register
Shift
9 × 4 × 128
register
Note to
Table
4–20:
(1)
The performance numbers for this function are from an EP1C6 device in a 240-pin PQFP package.
Internal Timing Parameters
Internal timing parameters are specified on a speed grade basis
independent of device density.
Cyclone device internal timing microparameters for LEs, IOEs, M4K
memory structures, and MultiTrack interconnects.
Table 4–21. LE Internal Timing Microparameter Descriptions
t
SU
t
H
t
CO
t
LUT
t
CLR
t
PRE
t
CLKHL
Altera Corporation
May 2008
Resources Used
M4K
M4K
Mode
LEs
Memory
Memory
Bits
Blocks
—
4,608
—
4,608
—
4,608
—
40
4,608
11
4,536
Tables 4–21
Symbol
LE register setup time before clock
LE register hold time after clock
LE register clock-to-output delay
LE combinatorial LUT delay for data-in to data-out
Minimum clear pulse width
Minimum preset pulse width
Minimum clock high or low time
Timing Model
Performance
-6 Speed
-7 Speed
-8 Speed
Grade
Grade
Grade
(MHz)
(MHz)
(MHz)
1
256.00
222.67
197.01
1
255.95
222.67
196.97
1
255.95
222.67
196.97
1
256.02
222.67
197.01
1
255.95
222.67
196.97
through
4–24
describe the
Parameter
Preliminary
4–11

Related parts for EP1C3T100I7N

Part Number DescriptionManufacturer Datasheet
  EP1C3T100C8N Altera Corporation
  EP1C3T100I6 Altera Corporation
  EP1C3T100I6N Altera Corporation
  EP1C3T100I8 Altera Corporation
  EP1C3T100I8N Altera Corporation
EP1C3T100C7  EP1C3T100C7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6N  EP1C3T100C6N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100I7  EP1C3T100I7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6  EP1C3T100C6 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C8  EP1C3T100C8 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C7N  EP1C3T100C7N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100A8N  EP1C3T100A8N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
  EP1C3T144C8 Altera Corporation
  EP1C3T144I6 Altera Corporation
  EP1C3T144I6N Altera Corporation