IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100I7N

Manufacturer Part NumberEP1C3T100I7N
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100I7N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case100-TQFP, 100-VQFP
Family NameCyclone®Number Of Logic Blocks/elements2910
# I/os (max)65Frequency (max)320.1MHz
Process Technology0.13um (CMOS)Operating Supply Voltage (typ)1.5V
Logic Cells2910Ram Bits59904
Operating Supply Voltage (min)1.425VOperating Supply Voltage (max)1.575V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count100
Package TypeTQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1663
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
Page 96/106

Download datasheet (2Mb)Embed
PrevNext
Cyclone Device Handbook, Volume 1
Table 4–45. Cyclone I/O Standard Output Delay Adders for Slow Slew Rate on Row Pins (Part 2 of 2)
-6 Speed Grade
I/O Standard
Min
SSTL-3 class I
—
SSTL-3 class II
—
SSTL-2 class I
—
SSTL-2 class II
—
LVDS
—
Note to
Tables 4–40
through 4–45:
(1)
EP1C3 devices do not support the PCI I/O standard.
Tables 4–46
programmable delays. These delays are controlled with the Quartus II
software options listed in the Parameter column.
Table 4–46. Cyclone IOE Programmable Delays on Column Pins
Parameter
Setting
Decrease input delay to
Off
internal cells
Small
Medium
Large
On
Decrease input delay to
Off
input register
On
Increase delay to output
Off
pin
On
4–26
Preliminary
-7 Speed Grade
Max
Min
Max
1,390
—
1,598
989
—
1,137
1,965
—
2,259
1,692
—
1,945
802
—
922
through
4–47
show the adder delays for the IOE
-6 Speed Grade
-7 Speed Grade
Min
Max
Min
Max
—
155
—
178
—
2,122
—
2,543
—
2,639
—
3,034
—
3,057
—
3,515
—
155
—
178
—
0
—
0
—
3,057
—
3,515
—
0
—
0
—
552
—
634
-8 Speed Grade
Unit
Min
Max
—
1,807
ps
—
1,285
ps
—
2,554
ps
—
2,199
ps
—
1,042
ps
-8 Speed Grade
Unit
Min
Max
—
201
ps
—
2,875
ps
—
3,430
ps
—
3,974
ps
—
201
ps
—
0
ps
—
3,974
ps
—
0
ps
—
717
ps
Altera Corporation
May 2008

Related parts for EP1C3T100I7N

Part Number DescriptionManufacturer Datasheet
  EP1C3T100C8N Altera Corporation
  EP1C3T100I6 Altera Corporation
  EP1C3T100I6N Altera Corporation
  EP1C3T100I8 Altera Corporation
  EP1C3T100I8N Altera Corporation
EP1C3T100C7  EP1C3T100C7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6N  EP1C3T100C6N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100I7  EP1C3T100I7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6  EP1C3T100C6 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C8  EP1C3T100C8 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C7N  EP1C3T100C7N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100A8N  EP1C3T100A8N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
  EP1C3T144C8 Altera Corporation
  EP1C3T144I6 Altera Corporation
  EP1C3T144I6N Altera Corporation