IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100I7N

Manufacturer Part NumberEP1C3T100I7N
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100I7N datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case100-TQFP, 100-VQFP
Family NameCyclone®Number Of Logic Blocks/elements2910
# I/os (max)65Frequency (max)320.1MHz
Process Technology0.13um (CMOS)Operating Supply Voltage (typ)1.5V
Logic Cells2910Ram Bits59904
Operating Supply Voltage (min)1.425VOperating Supply Voltage (max)1.575V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count100
Package TypeTQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1663
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
Page 97/106

Download datasheet (2Mb)Embed
PrevNext
Table 4–47. Cyclone IOE Programmable Delays on Row Pins
Parameter
Setting
Decrease input delay to
Off
internal cells
Small
Medium
Large
On
Decrease input delay to input
Off
register
On
Increase delay to output pin
Off
On
Note to
Table
4–47:
(1)
EPC1C3 devices do not support the PCI I/O standard.
Maximum Input and Output Clock Rates
Tables 4–48
row pins in Cyclone devices.
Table 4–48. Cyclone Maximum Input Clock Rate for Column Pins
LVTTL
2.5 V
1.8 V
1.5 V
LVCMOS
SSTL-3 class I
SSTL-3 class II
SSTL-2 class I
SSTL-2 class II
LVDS
Altera Corporation
May 2008
-6 Speed Grade
-7 Speed Grade
Min
Max
Min
—
154
—
—
2,212
—
—
2,639
—
—
3,057
—
—
154
—
—
0
—
—
3,057
—
—
0
—
—
556
—
and
4–49
show the maximum input clock rate for column and
-6 Speed
I/O Standard
Grade
464
392
387
387
405
405
414
464
473
567
Timing Model
-8 Speed Grade
Unit
Max
Min
Max
177
—
200
ps
2,543
—
2,875
ps
3,034
—
3,430
ps
3,515
—
3,974
ps
177
—
200
ps
0
—
0
ps
3,515
—
3,974
ps
0
—
0
ps
639
—
722
ps
-7 Speed
-8 Speed
Unit
Grade
Grade
428
387
MHz
302
207
MHz
311
252
MHz
320
243
MHz
374
333
MHz
356
293
MHz
365
302
MHz
428
396
MHz
432
396
MHz
549
531
MHz
4–27
Preliminary

Related parts for EP1C3T100I7N

Part Number DescriptionManufacturer Datasheet
  EP1C3T100C8N Altera Corporation
  EP1C3T100I6 Altera Corporation
  EP1C3T100I6N Altera Corporation
  EP1C3T100I8 Altera Corporation
  EP1C3T100I8N Altera Corporation
EP1C3T100C7  EP1C3T100C7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6N  EP1C3T100C6N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100I7  EP1C3T100I7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6  EP1C3T100C6 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C8  EP1C3T100C8 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C7N  EP1C3T100C7N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100A8N  EP1C3T100A8N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
  EP1C3T144C8 Altera Corporation
  EP1C3T144I6 Altera Corporation
  EP1C3T144I6N Altera Corporation