IC CYCLONE II FPGA 8K 208-PQFP

EP2C8Q208C8N

Manufacturer Part NumberEP2C8Q208C8N
DescriptionIC CYCLONE II FPGA 8K 208-PQFP
ManufacturerAltera
SeriesCyclone® II
EP2C8Q208C8N datasheet
 


Specifications of EP2C8Q208C8N

Number Of Logic Elements/cells8256Number Of Labs/clbs516
Total Ram Bits165888Number Of I /o138
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case208-MQFP, 208-PQFP
Family NameCyclone® IINumber Of Logic Blocks/elements8256
# I/os (max)138Frequency (max)402.58MHz
Process Technology90nmOperating Supply Voltage (typ)1.2V
Logic Cells8256Ram Bits165888
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range0C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count208
Package TypePQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1671
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Page 1/168

Download datasheet (3Mb)Embed
Next
This section provides information for board layout designers to
successfully layout their boards for Cyclone
required PCB layout guidelines, device pin tables, and package
specifications.
This section includes the following chapters:
Revision History
Refer to each chapter for its own specific revision history. For information
on when each chapter was updated, refer to the Chapter Revision Dates
section, which appears in the complete handbook.
Altera Corporation
Section I. Cyclone II
Device Family Data Sheet
Chapter 1. Introduction
Chapter 2. Cyclone II Architecture
Chapter 3. Configuration & Testing
Chapter 4. Hot Socketing & Power-On Reset
Chapter 5. DC Characteristics and Timing Specifications
Chapter 6. Reference & Ordering Information
®
II devices. It contains the
Section I–1
Preliminary

EP2C8Q208C8N Summary of contents

  • Page 1

    ... Revision History Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook. Altera Corporation Section I. Cyclone II Device Family Data Sheet Chapter 1. Introduction Chapter 2. Cyclone II Architecture Chapter 3. Configuration & ...

  • Page 2

    ... Revision History Section I–2 Preliminary Cyclone II Device Handbook, Volume 1 Altera Corporation ...

  • Page 3

    ... Reference designs, system diagrams, and IP, found at www.altera.com, are available to help you rapidly develop complete end-market solutions using Cyclone II FPGAs. Low-Cost Embedded Processing Solutions Cyclone II devices support the Nios II embedded processor which allows you to implement custom-fit embedded processing solutions ...

  • Page 4

    ... LVTTL Peripheral Component Interconnect Special Interest Group (PCI ● SIG) PCI Local Bus Specification, Revision 3.0 compliance for 3.3-V operation MHz for 32- or 64-bit interfaces PCI Express with an external TI PHY and an Altera PCI Express ● ® ×1 Megacore function ...

  • Page 5

    ... High-speed external memory support, including DDR, DDR2, ● and SDR SDRAM, and QDRII SRAM supported by drop in Altera IP MegaCore functions for ease of use Three dedicated registers per I/O element (IOE): one input ● register, one output register, and one output-enable register Programmable bus-hold feature ● ...

  • Page 6

    ... Total RAM bits 119,808 Embedded 13 multipliers (3) PLLs 2 1–4 Cyclone II Device Handbook, Volume 1 protocols. Visit the Altera IPMegaStore at download IP MegaCore functions. Nios II Embedded Processor support ● Hot Socketing & Power-On Reset lists the Cyclone II device family features. EP2C8 (2) EP2C15 (1) EP2C20 ...

  • Page 7

    ... The EP2C5A is only available in the automotive speed grade. The EP2C8A and EP2C20A devices are only available in industrial grade. × (3) This is the total number of 18 × total number multipliers by 2. Altera Corporation February 2008 EP2C8 (2) EP2C15 (1) EP2C20 182 315 315 18 multipliers ...

  • Page 8

    ... Automotive-Grade Table 1–3. Altera Corporation February 2008 — — — — — — — — 622 ...

  • Page 9

    ... I/O, DQ, LVDS, and other pins that are not available because of the selected migration path. Cyclone II device package offerings and shows the total number of non-migratable I/O pins when migrating from one density device to a larger density device. Altera Corporation February 2008 256-Pin 484-Pin 208-Pin ...

  • Page 10

    ... Automotive-Grade Altera Corporation February 2008 – 8 ...

  • Page 11

    ... Updated Table v1.1 ● Updated bullet list in the June 2004 v1.0 Added document to the Cyclone II Device Handbook. Altera Corporation February 2008 Hot Socketing & Power-On Reset Automotive-Grade Device Handbook shows the revision history for this document. Changes Made Documents”. section and Table 1– ...

  • Page 12

    ... Document Revision History 1–10 Cyclone II Device Handbook, Volume 1 Altera Corporation February 2008 ...

  • Page 13

    ... Mbps for outputs. Each IOE contains a bidirectional I/O buffer and three registers for registering input, output, and output-enable signals. Dual-purpose DQS, DQ, and DM pins along with delay chains (used to Altera Corporation February 2007 2. Cyclone II Architecture ® ...

  • Page 14

    ... A programmable register A carry chain connection A register chain connection The ability to drive all types of interconnects: local, row, column, register chain, and direct link interconnects Support for register packing Support for register feedback PLL Logic IOEs Array M4K Blocks PLL Altera Corporation February 2007 ...

  • Page 15

    ... LUT for unrelated functions. When using register packing, the LAB-wide synchronous load control signal is not available. See Altera Corporation February 2007 shows a Cyclone II LE. Register Chain ...

  • Page 16

    ... LUT. LEs in normal mode support packed registers and register feedback. 2–4 Cyclone II Device Handbook, Volume 1 “MultiTrack Interconnect” on page 2–10 Normal mode Arithmetic mode ® II software, in conjunction with parameterized functions for more Figure 2–3). The Altera Corporation February 2007 ...

  • Page 17

    ... arithmetic mode implements a 2-bit full adder and basic carry chain (see mode can drive out registered and unregistered versions of the LUT output. Register feedback and register packing are supported when LEs are used in arithmetic mode. Altera Corporation February 2007 sload sclear (LAB Wide) ...

  • Page 18

    ... Wide) (LAB Wide) Register chain connection D ENA clock (LAB Wide) ena (LAB Wide) aclr (LAB Wide) cout Register Feedback Row, column, and Q direct link routing Row, column, and direct link routing CLRN Local routing Register chain output Altera Corporation February 2007 ...

  • Page 19

    ... Figure 2–5 Figure 2–5. Cyclone II LAB Structure Direct link interconnect from adjacent block Direct link interconnect to adjacent block Altera Corporation February 2007 16 LEs LAB control signals LE carry chains Register chains Local interconnect shows the Cyclone II LAB. Local Interconnect LAB Cyclone II Architecture ...

  • Page 20

    ... Cyclone II Device Handbook, Volume 1 Local Two clocks Two clock enables Two asynchronous clears One synchronous clear One synchronous load Figure 2–6 Direct link interconnect from right LAB, M4K memory block, embedded multiplier, PLL, or IOE output Direct link interconnect to right LAB Altera Corporation February 2007 ...

  • Page 21

    ... Interconnect Local Interconnect LAB-wide signals control the logic for the register’s clear signal. The LE directly supports an asynchronous clear function. Each LAB supports up to two asynchronous clear signals (labclr1 and labclr2). Altera Corporation February 2007 labclkena2 labclkena1 labclk1 labclk2 Cyclone II Device Handbook, Volume 1 Cyclone II Architecture ™ ...

  • Page 22

    ... These row resources include: ■ ■ ■ 2–10 Cyclone II Device Handbook, Volume 1 Direct link interconnects between LABs and adjacent blocks R4 interconnects traversing four blocks to the right or left R24 interconnects for high-speed access across the length of the device Altera Corporation February 2007 ...

  • Page 23

    ... Driving Left Notes to Figure 2–8: (1) C4 interconnects can drive R4 interconnects. (2) This pattern is repeated for every LAB in the LAB row. Altera Corporation February 2007 Figure 2–8 shows R4 interconnect connections from an LAB. Figure Adjacent LAB can Drive onto Another C4 Column Interconnects (1) LAB's R4 Interconnect ...

  • Page 24

    ... Cyclone II Device Handbook, Volume 1 Register chain interconnects within an LAB C4 interconnects traversing a distance of four blocks and down direction C16 interconnects for high-speed vertical routing through the device Figure 2–9 shows the register chain interconnects. Altera Corporation February 2007 ...

  • Page 25

    ... PLLs, M4K memory blocks, embedded multiplier blocks, and column and row IOEs. For LAB interconnection, a primary LAB or its LAB neighbor (see interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections. Altera Corporation February 2007 Local Interconnect Routing Among LEs in the LAB ...

  • Page 26

    ... Figure 2–10: (1) Each C4 interconnect can drive either up or down four rows. 2–14 Cyclone II Device Handbook, Volume 1 Note (1) Primary Local LAB Interconnect C4 Interconnect Drives Local and R4 Interconnects Up to Four Rows C4 Interconnect Driving Up LAB LAB Neighbor C4 Interconnect Driving Down Altera Corporation February 2007 ...

  • Page 27

    ... LAB. Table 2–1 Table 2–1. Cyclone II Device Routing Scheme (Part Source Register Chain Local Interconnect v Direct Link Interconnect v R4 Interconnect R24 Interconnect v C4 Interconnect C16 Interconnect Altera Corporation February 2007 shows the Cyclone II device’s routing scheme. Destination ...

  • Page 28

    ... Cyclone II clock network features Network & include: Phase-Locked ■ Loops ■ ■ ■ 2–16 Cyclone II Device Handbook, Volume 1 Destination global clock networks Up to four PLLs Global clock network dynamic clock source selection Global clock network dynamic enable and disable Altera Corporation February 2007 ...

  • Page 29

    ... DPCLK[] pins are dual-purpose clock pins. Table 2–2. Cyclone II Device Clock Resources EP2C5 EP2C8 EP2C15 EP2C20 EP2C35 EP2C50 EP2C70 Figures 2–11 inputs, DPCLK[] pins, and clock control blocks. Altera Corporation February 2007 Number of Number of Device PLLs CLK Pins ...

  • Page 30

    ... Clock Control Block (1) DPCLK0 CLK[3..0] 4 DPCLK1 4 PLL 1 DPCLK2 Note to Figure 2–11: (1) There are four clock control blocks on each side. 2–18 Cyclone II Device Handbook, Volume 1 DPCLK8 GCLK[7.. GCLK[7..0] DPCLK4 PLL 2 4 DPCLK7 CLK[7..4] 4 DPCLK6 Clock Control Block (1) Altera Corporation February 2007 ...

  • Page 31

    ... There are four clock control blocks on each side. Only one of the corner CDPCLK pins in each corner can feed the clock control block at a time. The other CDPCLK pins (2) can be used as general-purpose I/O pins. Altera Corporation February 2007 DPCLK[11..10] DPCLK[9..8] CLK[11..8] CDPCLK6 ...

  • Page 32

    ... TRDY and IRDY for PCI, or DQS signals for external memory interfaces. 2–20 Cyclone II Device Handbook, Volume 1 and 2–12. Figures 2–11 and 2–12). Altera Corporation February 2007 ...

  • Page 33

    ... The following sources can be inputs to a given clock control block: ■ ■ ■ ■ Altera Corporation February 2007 Dynamic global clock network clock source selection Dynamic enable/disable of the global clock network Four clock pins on the same side as the clock control block ...

  • Page 34

    ... Internal logic can be used to enabled or disabled the global clock network in user mode. 2–22 Cyclone II Device Handbook, Volume 1 Figure 2–13 shows a more detailed diagram of the Clock Control Block Internal Logic DPCLK or CDPCLK ( PLL C2 CLKSELECT[1..0] (2) Enable/ Global Disable Clock Static Clock Select (3) CLKENA (4) ) for the PLL. IN Altera Corporation February 2007 ...

  • Page 35

    ... The LAB row clocks also extend to the row I/O clock regions. IOE clocks are associated with row or column block regions. Only six global clock resources feed to these row and column regions. shows the I/O clock regions. Altera Corporation February 2007 Cyclone II Architecture Figure 2– ...

  • Page 36

    ... IO_CLK[5..0] LAB Row Clocks labclk[5..0] 6 LAB Row Clocks labclk[5..0] 6 Global Clock Network LAB Row Clocks labclk[5..0] 6 Column I/O Clock Region IO_CLK[5..0] I/O Clock Regions 6 6 Row I/O Clock Region IO_CLK[5..0] 6 I/O Clock Regions Altera Corporation February 2007 ...

  • Page 37

    ... Table 2–3. Cyclone II Device PLL Availability EP2C5 EP2C8 EP2C15 EP2C20 EP2C35 EP2C50 EP2C70 Altera Corporation February 2007 Clock multiplication and division Phase shifting Programmable duty cycle Up to three internal clock outputs One dedicated external clock output Clock outputs for differential I/O support ...

  • Page 38

    ... The signal enables and disables the PLLs. The areset signal resets/resynchronizes the inputs for each PLL. The pfdena signal controls the phase frequency detector (PFD) output with a programmable gate. _OUT <#> pin. If the C2 output is not Altera Corporation February 2007 ...

  • Page 39

    ... The Cyclone II embedded memory consists of columns of M4K memory blocks. The M4K memory blocks include input registers that synchronize Memory writes and output registers to pipeline designs and improve system performance. The output registers can be bypassed, but input registers cannot. Altera Corporation February 2007 shows a block diagram of the Cyclone II PLL ...

  • Page 40

    ... This applies to both read and write operations. shows the capacity and distribution of the M4K memory blocks Device M4K Columns M4K Blocks Total RAM Bits 26 119,808 36 165,888 52 239,616 52 239,616 105 483,840 129 594,432 250 1,152,000 Altera Corporation February 2007 ...

  • Page 41

    ... Memory initialization file (.mif) Power-up condition Register clears Same-port read-during-write Mixed-port read-during-write Note to Table 2–6: (1) Maximum performance information is preliminary until device characterization. Altera Corporation February 2007 summarizes the features supported by the M4K memory. 250 MHz 4,608 4K × × × 4 512 × 8 512 × 9 256 × ...

  • Page 42

    ... A single clock or dual clock FIFO may be implemented in the M4K blocks. Simultaneous read and write from an empty FIFO buffer is not supported. Embedded Memory can be inferred in your HDL code or directly instantiated in the Quartus II software using the ® MegaWizard Plug-in Manager Memory Compiler feature. Description Altera Corporation February 2007 ...

  • Page 43

    ... LAB and another 16 possible from the right adjacent LAB. M4K block outputs can also connect to left and right LABs through each 16 direct link interconnects. array interface. Altera Corporation February 2007 summarizes the different clock modes supported by the M4K Description In this mode, a separate clock is available for each port (ports A and B) ...

  • Page 44

    ... Cyclone II Device Handbook, Volume 1 dataout M4K RAM Block Byte enable Control Signals Clocks address datain LAB Row Clocks One 18-bit multiplier Up to two independent 9-bit multipliers R4 Interconnects Direct link interconnect to adjacent LAB 16 Direct link interconnect from adjacent LAB 6 Altera Corporation February 2007 ...

  • Page 45

    ... Each device has either the number of 9 × 9 × 18-bit multipliers shown. The total number of multipliers for each device is not the sum of all the multipliers. The embedded multiplier consists of the following elements: ■ ■ ■ Figure 2–18 Altera Corporation February 2007 Embedded Multipliers ...

  • Page 46

    ... CLRN ENA CLRN D Q ENA Output Register Input Register CLRN Embedded Multiplier Block Table 2–11 shows the sign of the multiplication result for the Data B (signb Value) Unsigned Signed Unsigned Signed Data Out Result Unsigned Signed Signed Signed Altera Corporation February 2007 ...

  • Page 47

    ... Multiplier Modes Table 2–12 multipliers can operate in. Table 2–12. Embedded Multiplier Modes 18-bit Multiplier 9-bit Multiplier Altera Corporation February 2007 summarizes the different modes that the embedded Multiplier Mode An embedded multiplier can be configured to support a single 18 × 18 multiplier for operand widths bits. ...

  • Page 48

    ... R4 Interconnects Embedded Multiplier Control 36 [35..0] 18 Row Interface Block 36 Inputs per Row 36 Outputs per Row 18 Direct Link Outputs Direct Link Interconnect to Adjacent LABs from Adjacent LAB 36 18 LAB [35..0] 18 LAB Block Interconect Region C4 Interconnects Altera Corporation February 2007 ...

  • Page 49

    ... The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins. You can use IOEs as input, output, or bidirectional pins. Altera Corporation February 2007 Differential and single-ended I/O standards 3.3-V, 64- and 32-bit, 66- and 33-MHz PCI compliance ...

  • Page 50

    ... There are two paths available for combinational or registered inputs to the logic array. Each path contains a unique programmable delay chain. shows how a row I/O block connects to the logic array. shows how a column I/O block connects to the logic array. Altera Corporation February 2007 ...

  • Page 51

    ... Each of the five IOEs in the row I/O block can have two io_datain (combinational or registered) inputs. Altera Corporation February 2007 C4 Interconnects I/O Block Local Interconnect 35 io_datain0[4 ...

  • Page 52

    ... Each of the four IOEs in the column I/O block can have two io_datain (combinational or registered) inputs. 2–40 Cyclone II Device Handbook, Volume 1 Column I/O Block io_datain0[3..0] 28 io_datain1[3..0] (2) LAB C4 & C24 Interconnects Column I/O Block Contains up to Four IOEs io_clk[5..0] LAB Altera Corporation February 2007 ...

  • Page 53

    ... Array io_caclr io_cclk io_dataout Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/preset, sclr/preset, clk_in, and clk_out. selection. Altera Corporation February 2007 illustrates the signal paths through the I/O block. To Other IOEs oe ce_in ce_out ...

  • Page 54

    ... LAB, dedicated I/O clocks, or the column and row interconnects. All registers share sclr and aclr, but each register can individually disable sclr and aclr. configuration. 2–42 Cyclone II Device Handbook, Volume 1 clk_out ce_out clk_in ce_in Figure 2–25 shows the IOE in bidirectional sclr/preset aclr/preset oe Altera Corporation February 2007 ...

  • Page 55

    ... Programmable delays decrease input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Altera Corporation February 2007 OE Register PRN ...

  • Page 56

    ... Cyclone II Device Handbook, Volume 1 Table 2–13 shows the programmable delays for Cyclone II Programmable Delays Input delay from pin to internal cells Input delay from pin to input register Delay from output register to output pin Quartus II Logic Option Altera Corporation February 2007 ...

  • Page 57

    ... The I/O standards are supported only on the I/O banks on the top and bottom of the Cyclone II device. (4) For maximum performance, Altera recommends using the 1.8-V HSTL I/O standard because of higher I/O drive strength. QDRII SRAM devices also support the 1.5-V HSTL I/O standard. ...

  • Page 58

    ... FineLine BGA 2–46 Cyclone II Device Handbook, Volume 1 Notes (2) DQS Pin shows the number of DQ pin groups per device. Note (1) Number of ×8 Number of ×9 Groups Groups (5 (3) 4 (3) ® ( (4) 8 (1), (2) DQ Pins DM Pin Number of ×16 Number of ×18 Groups Groups (5), ( Altera Corporation February 2007 ...

  • Page 59

    ... The system clock is used to clock the DQS write signals, commands, and addresses. The write clock is shifted by –90° from the system clock and is used to clock the DQ signals during writes. Figure 2–27 the dedicated circuitry to the logic array. Altera Corporation February 2007 Note (1) Number of ×8 Number of ×9 ...

  • Page 60

    ... Cyclone II Device Handbook, Volume 1 DQS OE LE Register t LE Register DataA LE Register DataB LE Register Clock Delay Control Circuitry Global Clock en/dis Clock Control Dynamic Enable/Disable Circuitry Block ENOUT ena_register_mode DQ Adjacent LAB LEs LE LE Register Register Register Register Register Resynchronizing to System Clock Altera Corporation February 2007 ...

  • Page 61

    ... I/O standards with drive strength control. Table 2–16. Programmable Drive Strength (Part LVTTL (3.3 V) LVCMOS (3.3 V) LVTTL/LVCMOS (2.5 V) LVTTL/LVCMOS (1.8 V) Altera Corporation February 2007 I/O Standard Top & Bottom I/O Pins ...

  • Page 62

    ... Cyclone II Device Handbook, Volume I/O Standard Top & Bottom I/O Pins Table 2–16: The default current in the Quartus II software is the maximum setting for each I/O standard. Note (1) Current Strength Setting (mA) Side I/O Pins Altera Corporation February 2007 ...

  • Page 63

    ... If you enable this feature for an I/O pin, the pull-up resistor (typically 25 kΩ) holds the output to the V level of the output pin’s bank. 1 Altera Corporation February 2007 If the bus-hold feature is enabled, the device cannot use the programmable pull-up option. Disable the bus-hold feature when the I/O pin is configured for differential signals ...

  • Page 64

    ... V 1 1 1 1 3.3 V 3.3 V (5) 2.5 V (4) v 2.5 V (5) (6) (5) 1.8 V (4) v 1.8 V (5) (6) Side I/O Pins User I/O CLK, User I/O PLL_OUT Pins DQS Pins (2) (2) ( (2) (2) ( (2) (2) ( (6) v (7) v (6) Altera Corporation February 2007 ...

  • Page 65

    ... Cyclone II devices can transmit and receive data through LVDS signals at a data rate 640 Mbps and 805 Mbps, respectively. For the LVDS transmitter and receiver, the Cyclone II device’s input and output pins support serialization and deserialization through internal logic. Altera Corporation February 2007 Top & Bottom V ...

  • Page 66

    ... Number of LVDS Channels (1) 31 (35) 56 (60) 61 (65) 29 (33) 53 (57) 75 (79) 52 (60) 128 (136) 45 (53) 52 (60) 128 (136) 131 (139) 201 (209) 119 (127) 189 (197) Altera Corporation February 2007 ...

  • Page 67

    ... This also minimizes the need for external resistors in high pin count ball grid array (BGA) packages. Cyclone II devices provide I/O driver on-chip impedance matching and on-chip series termination for single-ended outputs and bidirectional pins. Altera Corporation February 2007 Device Pin Count ...

  • Page 68

    ... When using on-chip series termination, programmable drive strength is not available. Table 2–19 lists the I/O standards that Note (1) (Ω) V (V) S CCIO 25 (2) 3.3 50 (2) 2.5 (2) 50 1.8 (2) 50 2.5 50 (2) 1.8 ±50 mV. CCIO CCIO and V CCIO Altera Corporation February 2007 and S are REF ...

  • Page 69

    ... DDR SDRAM interfaces. All the I/O banks of the Cyclone II devices support SDR memory up to 167 MHz/167 Mbps and DDR memory up to 167 MHz/333 Mbps. 1 Altera Corporation February 2007 Figure 2–28), while EP2C15, EP2C20, EP2C35, 2–17, except SSTL-18 class II, HSTL-18 class II, and HSTL-15 class II Table 2– ...

  • Page 70

    ... Differential HSTL-18 (5) ■ Differential HSTL-15 (5) Individual Power Bus I/O Bank 4 I/O Bank 4 Also Supports the SSTL-18 Class II, HSTL-18 Class II, & HSTL-15 Class II I/O Standards I/O Bank 3 Also Supports the 3.3-V PCI & PCI-X I/O Standards I/O Bank 3 Altera Corporation February 2007 ...

  • Page 71

    ... I/O voltages. Each bank also has dual-purpose VREF pins to support any one of the voltage-referenced Altera Corporation February 2007 I/O Banks 3 & 4 Also Support the SSTL-18 Class II, HSTL-18 Class II, & ...

  • Page 72

    ... Cyclone II Device Handbook, Volume 1 and a compatible V value. REF CCIO level is 1.2 V, then input pins are 1.5-V, 1.8-V, 2.5-V, CCINT Note (1) 2.5 V 3 (2) ( (2) (2) ( (5) for CCIO is 3.3-V, a bank can CCIO pins CC Table 2–20 summarizes Output Signal 1.8 V 2 (5) Altera Corporation February 2007 ...

  • Page 73

    ... V (5) When V = 2.5-V, a Cyclone II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs. CCIO (6) When V = 3.3-V, a Cyclone II device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs. CCIO Altera Corporation February 2007 Note (1) 2.5 V 3 ...

  • Page 74

    ... Changes Made 2–25. to Table 2–17. “I/O Banks” section. to Table 2–20. 2–7. and 2–12. 2–16. 2–18. 2–19. 2–16. Summary of Changes ● Removed Drive Strength Control from Figure 2–25. ● Elaboration of DDR2 and QDRII interfaces supported by I/O bank included. Altera Corporation February 2007 ...

  • Page 75

    ... JTAG allows you to fully test I/O connections to other devices. f For information on I/O reconfiguration, refer to the MorphIO: An I/O Reconfiguration Solution for Altera Devices White Paper. A device operating in JTAG mode uses four required pins: TDI, TDO, TMS, and TCK. The TCK pin has an internal weak pull-down resister, while the TDI and TMS pins have weak internal pull-up resistors ...

  • Page 76

    ... File via an embedded processor. nCONFIG Emulates pulsing the pin low to trigger reconfiguration even though the physical pin is unaffected. Table 3–1. TDI TDO and pins serially shifted TDI TDO and , TDO . TDI TDO and pins, TDI TDO and pins, ™ or Altera Corporation February 2007 ...

  • Page 77

    ... If selected, the checksum is automatically loaded to the USERCODE register. In the Settings dialog box in the Assignments menu, click Device & Pin Options, then General, and then turn on the Auto Usercode option. Altera Corporation February 2007 Description Allows configuration of I/O standards through the JTAG chain for JTAG testing ...

  • Page 78

    ... Manufacturer Identity (11 Bits) 000 0110 1110 000 0110 1110 000 0110 1110 000 0110 1110 000 0110 1110 000 0110 1110 000 0110 1110 and 3–3 show the 498 597 969 969 1,449 1,374 1,890 LSB (1 Bit) ( Altera Corporation February 2007 ...

  • Page 79

    ... Cyclone II devices are configured at system power-up with data stored in an Altera configuration device or provided by a system controller. The Cyclone II device’s optimized interface allows the device to act as controller in an active serial configuration scheme with EPCS serial configuration devices ...

  • Page 80

    ... Devices chapter of the Cyclone II Handbook, Volume 2. 3–6 Cyclone II Device Handbook, Volume 1 of the bank where the pins reside. The bank CCIO selects whether the configuration inputs are 1.5-V, 1.8-V, 2.5-V, or Table Data Source before CCIO 3–4), chosen on the basis of the Altera Corporation February 2007 ...

  • Page 81

    ... CRC checker between 400 kHz to 80 MHz. This controls the rate that the CRC circuitry verifies the internal configuration SRAM bits in the FPGA device. f For more information on CRC, refer to AN: 357 Error Detection Using CRC in Altera FPGAs. Altera Corporation February 2007 Configuration & Testing Cyclone II Device Handbook, Volume 1 ...

  • Page 82

    ... Cyclone II Device Handbook, Volume 1 shows the revision history for this document. Changes Made “IEEE Std. 1149.1 (JTAG) section. Summary of Changes ● Added information about limitation of cascading multi devices in the same JTAG chain. ● Corrected information on CRC calculation. Altera Corporation February 2007 ...

  • Page 83

    ... Hot-Socketing requirements. The hot-socketing feature in Cyclone II devices offers the following: Specifications ■ ■ Altera Corporation February 2007 4. Hot Socketing & Power-On ® II devices offer hot socketing (also known as hot plug-in, hot Board or device insertion and removal without external components or board manipulation ...

  • Page 84

    ... I/O pin on the device. The DC supplies to the device are stable in the CC and simplify CCIO CCINT and V pins in CCIO CCINT must have monotonic rise CCINT Figure 4–3 for more supplies must CC | < 300 µA. IOPIN | < for IOPIN Altera Corporation February 2007 ...

  • Page 85

    ... V planes. This condition can lead to latch-up and cause a low-impedance path from V a large amount of current, possibly causing electrical damage. Altera has ensured by design of the I/O buffers and hot-socketing circuitry, that Cyclone II devices are immune to latch-up during hot socketing. Hot-Socketing ...

  • Page 86

    ... Cyclone II device is powered before V CCIO CCINT . This also applies for sudden voltage spikes during hot CCIO leakage current charges the voltage tolerance control PAD Power-On Reset Monitor Hot Socket Output Pre-Driver or if the I/O pad voltage is higher Altera Corporation February 2007 ...

  • Page 87

    ... The Cyclone II device family offers the Fast-On feature to support fast wake-up time applications. Devices that support the Fast-On feature are designated with an “A” in the ordering code and have stricter power up requirements compared to non- A devices. Altera Corporation February 2007 V Logic Array PAD ...

  • Page 88

    ... CC parameters will determine the initialization time. For more information on the t to the Configuring Cyclone II Devices chapter in the Cyclone II Device Handbook. Configuration Time Initialization Time CD2UM or t parameters, refer CD2UM CD2UMC Altera Corporation February 2007 Time User Mode ...

  • Page 89

    ... July 2005 v2.0 Updated technical content throughout. February 2005 Removed ESD section. v1.1 June 2004 v1.0 Added document to the Cyclone II Device Handbook. Altera Corporation February 2007 ramp time requirement, you must CC shows the revision history for this document. Changes Made section. ...

  • Page 90

    ... Document Revision History 4–8 Cyclone II Device Handbook, Volume 1 Altera Corporation February 2007 ...

  • Page 91

    ... Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effect on the device reliability. (2) Refer to the Operating Requirements for Altera Devices Data Sheet (3) During transitions, the inputs may overshoot to the voltage shown in The DC case is equivalent to 100% duty cycle. During transition, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns ...

  • Page 92

    ... V (3) 2.375 2.625 V 1.71 1.89 V 1.425 1.575 °C –40 100 °C –40 125 °C –40 125 °C ) rise time is 100 ms for non-A devices Table 5–6, and those only applies to the PCI and PCI-X CCIO Altera Corporation February 2008 ...

  • Page 93

    ... Input pin leakage i current V Output voltage OUT I Tri-stated I/O pin OZ leakage current I V supply CCINT current (standby supply current CCIO (standby) Altera Corporation February 2008 DC Characteristics and Timing Specifications Conditions Minimum Typical Maximum Unit (1), ( (3) IN CCIOmax — ( OUT CCIOmax V = ground, EP2C5/A ...

  • Page 94

    ... This value is specified for normal device operation. The value may vary during power-up. This applies for all V settings (3.3, 2.5, 1.8, and 1.5 V). (4) Maximum values depend on the actual T Estimator (www.altera.com) or the Quartus II PowerPlay Power Analyzer feature for maximum values. Refer to “Power Consumption” on page 5–13 (5) R values are based on characterization ...

  • Page 95

    ... SSTL-2 class II 2.375 2.5 SSTL-18 class I 1.7 1.8 Altera Corporation February 2008 DC Characteristics and Timing Specifications and 5–7 provide operating condition information when using Symbol Supply voltage for single-ended inputs and for output drivers Reference voltage for setting the input switching threshold ...

  • Page 96

    ... V + 0.2 (AC – 0.1 (DC 0.1 (DC – 0.2 (AC 0.2 (AC Notes (1), (2) (Part Voltage Thresholds (V) Minimum V ( 2.4 0.2 V – 0 0.4 2.0 V – 0. 0.75 × 0.9 × – 0. 0.57 TT – 0. 0.76 TT – 0.475 V + 0.475 TT V – 0. 0.4 V – 0 0.4 V – 0 Altera Corporation February 2008 ...

  • Page 97

    ... The LVDS I/O standard is supported on both receiver input pins and transmitter output pins. 1 Figure 5–1 standards (LVDS, LVPECL, differential 1.5-V HSTL class I and II, differential 1.8-V HSTL class I and II, differential SSTL-2 class I and II, and differential SSTL-18 class I and II). Altera Corporation February 2008 DC Characteristics and Timing Specifications I (mA) Maximum V OH – ...

  • Page 98

    ... V ICM (3) The p – n waveform is a function of the positive channel (p) and the negative channel (n). 5–8 Cyclone II Device Handbook, Volume 1 V ( – n n)/2. ICM Positive Channel ( Negative Channel ( Ground 0 V (1) p − n (3) Altera Corporation February 2008 ...

  • Page 99

    ... The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock pins. (6) The LVPECL clock inputs are powered by V connect V to typical value of 3.3V. CCIO Altera Corporation February 2008 DC Characteristics and Timing Specifications shows the recommended operating conditions for user I/O V (V) (1) ...

  • Page 100

    ... Positive Channel ( Negative Channel ( Ground − n (3) Note (1) (Part ( Max Min Max Min 1.375 — — — 1.375 — — — 1.375 — — — — V — — – 0.4 Altera Corporation February 2008 Max — — — 0.4 ...

  • Page 101

    ... Characteristics Table 5–10. Bus Hold Support for Different Pin Types I/O pins using single-ended I/O standards I/O pins using differential I/O standards Dedicated clock pins JTAG Configuration pins Altera Corporation February 2008 DC Characteristics and Timing Specifications ΔV (mV) V (V) OD OCM Max ...

  • Page 102

    ... Resistance Tolerance Extended/ Industrial Automotive Max Temp Max ±30 ±30 ±40 ±30 ±30 ±40 (1) ±40 ±50 Altera Corporation February 2008 Unit μA μA μA μA V Unit % % % ...

  • Page 103

    ... Capacitance is sample-tested only. Capacitance is measured using time-domain reflectometry (TDR). Measurement accuracy is within ±0.5 pF. ® II software. section in volume 3 of the Quartus II Handbook. You can obtain the Excel-based PowerPlay Early Power Estimator at www.altera.com. Refer to typical I standby specifications. CC power-up requirement depends on the CCINT voltage supply rise time. ...

  • Page 104

    ... Timing Specifications You should select power supplies and regulators that can supply the amount of current required when designing with Cyclone II devices. Altera recommends using the Cyclone II PowerPlay Early Power Estimator to estimate the user-mode I power supplies or regulators based on the values obtained. Timing The DirectDrive™ ...

  • Page 105

    ... LPM, or MegaCore functions for the FIR and FFT designs. Table 5–15. Cyclone II Performance (Part Applications LE 16-to-1 multiplexer (1) (1) 32-to-1 multiplexer 16-bit counter 64-bit counter Altera Corporation February 2008 DC Characteristics and Timing Specifications Speed Grade Preliminary Commercial/Industrial Automotive Commercial/Industrial Automotive Commercial/Industrial Automotive ...

  • Page 106

    ... Altera Corporation February 2008 ...

  • Page 107

    ... Quad Output, 2 Parallel FFT Engines, Buffered Burst, 3 Mults/5 Adders FFT function 8-bit, 1024 pt, Quad Output, 2 Parallel FFT Engines, Buffered Burst, 4 Mults/2 Adders FFT function Altera Corporation February 2008 DC Characteristics and Timing Specifications Resources Used M4K –6 DSP LEs Memory ...

  • Page 108

    ... Speed Speed Grade Grade Grade Grade (6) (7) 200.0 195.0 149.23 163.02 200.0 195.0 151.28 163.02 –8 Speed Grade (3) Unit Min Max –40 — ps –40 — ps 306 — ps 306 — ps 135 304 ps 141 — ps 244 — ps 244 — ps Altera Corporation February 2008 ...

  • Page 109

    ... Parameter Min TSU 76 — — TCO 99 — TPIN2COMBOUT_R 384 — TPIN2COMBOUT_C 385 — TCOMBIN2PIN_R 1344 — Altera Corporation February 2008 DC Characteristics and Timing Specifications (1) –7 Speed Grade (2) Max Min Max — 244 — — 217 — — 1242 — — 1111 — ...

  • Page 110

    ... Speed Grade (3) Unit Min Max 62 — — ps 113 — ps 113 — — ps 621 2441 ps 652 — ps 621 2441 ps 652 — ps Altera Corporation February 2008 ...

  • Page 111

    ... The second row represents the minimum timing parameter for commercial devices. Table 5–19. M4K Block Internal Timing Microparameters (Part Parameter TM4KRC TM4KWERESU TM4KWEREH TM4KBESU Altera Corporation February 2008 DC Characteristics and Timing Specifications (1) –7 Speed Grade Max Min Max ...

  • Page 112

    ... Altera Corporation February 2008 ...

  • Page 113

    ... Table 5–21. EP2C5/A Column Pins Global Clock Timing Parameters (Part Fast Corner Parameter Industrial/ Commercial Automotive t 1.283 1.297 –0.188 Altera Corporation February 2008 DC Characteristics and Timing Specifications –6 Speed Grade (1) –7 Speed Grade Min Max Min 191 — 244 — — 217 Tables 5– ...

  • Page 114

    ... Speed –8 Speed Grade Unit Grade (2) 0.071 0.081 ns –7 Speed –8 Speed Grade Unit Grade (2) 2.54 2.540 ns 2.548 2.548 ns –0.106 –0.096 ns –0.098 –0.088 ns –7 Speed –8 Speed Grade Unit Grade (2) 2.764 2.774 ns 2.793 2.803 ns 0.016 0.026 ns Altera Corporation February 2008 ...

  • Page 115

    ... Table 5–25. EP2C15A Column Pins Global Clock Timing Parameters Fast Corner Parameter Industrial/ Commercial Automotive t 1.621 1.635 –0.351 Altera Corporation February 2008 DC Characteristics and Timing Specifications –7 Speed –6 Speed Grade Grade (1) –0.189 0.089 0.047 –7 Speed –6 Speed Grade Grade (1) 1 ...

  • Page 116

    ... Speed –8 Speed Grade Unit Grade (2) 0.075 0.045 ns –7 Speed –8 Speed Grade Unit Grade (2) 2.886 2.866 ns 2.894 2.874 ns –0.077 –0.107 ns –0.069 –0.099 ns –7 Speed –8 Speed Grade Unit Grade (2) 3.009 2.989 ns 3.038 3.018 ns 0.046 0.016 ns Altera Corporation February 2008 ...

  • Page 117

    ... Table 5–29. EP2C35 Column Pins Global Clock Timing Parameters Fast Corner Parameter Industrial t 1.499 1.513 –0.026 –0.012 Altera Corporation February 2008 DC Characteristics and Timing Specifications –7 Speed –6 Speed Grade Grade (1) –0.357 0.079 0.04 –7 Speed –6 Speed Grade Grade (1) 1.615 2 ...

  • Page 118

    ... Speed –8 Speed Unit Grade Grade 2.940 3.174 ns 2.972 3.203 ns 0.075 0.089 ns 0.107 0.118 ns –7 Speed –8 Speed Unit Grade Grade 2.791 3.010 2.804 3.018 –0.074 –0.075 –0.061 –0.067 Altera Corporation February 2008 ...

  • Page 119

    ... Table 5–35. Clock Network Specifications Clock skew adder EP2C5/A, EP2C8/A Clock skew adder EP2C15A, EP2C20/A, EP2C35, EP2C50, EP2C70 Note to (1) Altera Corporation February 2008 DC Characteristics and Timing Specifications and 5–34 show the clock timing parameters for EP2C70 –6 Speed Grade Commercial 1 ...

  • Page 120

    ... Speed –8 Speed Grade Grade (4) Min Max Min Max Offset Offset Offset Offset 0 4174 0 4290 0 4033 — — Altera Corporation February 2008 Unit Unit ps ps ...

  • Page 121

    ... Table 5–38. Default Loading of Different I/O Standards for Cyclone II Device (Part LVTTL LVCMOS 2.5V 1.8V 1.5V PCI PCI-X SSTL_2_CLASS_I SSTL_2_CLASS_II SSTL_18_CLASS_I Altera Corporation February 2008 DC Characteristics and Timing Specifications Notes –6 Speed Fast Corner (3) Grade Min Max Min Max Offset ...

  • Page 122

    ... Table 5–38. Default Loading of Different I/O Standards for Cyclone II Device (Part SSTL_18_CLASS_II 1.5V_HSTL_CLASS_I 1.5V_HSTL_CLASS_II 1.8V_HSTL_CLASS_I 1.8V_HSTL_CLASS_II DIFFERENTIAL_SSTL_2_CLASS_I DIFFERENTIAL_SSTL_2_CLASS_II DIFFERENTIAL_SSTL_18_CLASS_I DIFFERENTIAL_SSTL_18_CLASS_II 1.5V_DIFFERENTIAL_HSTL_CLASS_I 1.5V_DIFFERENTIAL_HSTL_CLASS_II 1.8V_DIFFERENTIAL_HSTL_CLASS_I 1.8V_DIFFERENTIAL_HSTL_CLASS_II LVDS 1.2V_HSTL 1.2V_DIFFERENTIAL_HSTL 5–32 Cyclone II Device Handbook, Volume 1 I/O Standard Capacitive Load Unit Altera Corporation February 2008 ...

  • Page 123

    ... LVTTL 2.5V 1.8V 1.5V LVCMOS SSTL_2_CLASS_I SSTL_2_CLASS_II SSTL_18_CLASS_I SSTL_18_CLASS_II Altera Corporation February 2008 DC Characteristics and Timing Specifications Tables 5–39 through 5–43 for I/O delays. Delay from I/O datain to output pad Delay from I/O output register to output pad Delay from input pad to I/O dataout to core ...

  • Page 124

    ... Altera Corporation February 2008 ...

  • Page 125

    ... These numbers are for automotive devices. Table 5–41. Cyclone II I/O Input Delay for Row Pins (Part I/O Standard LVTTL 2.5V 1.8V 1.5V LVCMOS SSTL_2_CLASS_I SSTL_2_CLASS_II SSTL_18_CLASS_I SSTL_18_CLASS_II 1.5V_HSTL_CLASS_I Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner Parameter Industrial/ Commer Automotive -cial t 570 597 P I ...

  • Page 126

    ... Altera Corporation February 2008 ...

  • Page 127

    ... Table 5–42. Cyclone II I/O Output Delay for Column Pins (Part Drive I/O Standard Strength LVTTL (1) LVCMOS (1) Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner Parameter Industrial/ Commer Automotive -cial t 1524 1599 1656 1738 1343 1409 1475 1548 1287 1350 ...

  • Page 128

    ... Altera Corporation February 2008 ...

  • Page 129

    ... CLASS_I 12 mA (1) SSTL_2_ 16 mA CLASS_II (1) SSTL_18_ 6 mA CLASS_I (1) SSTL_18_ 16 mA CLASS_II 18 mA (1) 1.8V_HSTL_ 8 mA CLASS_I (1) Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner Parameter Industrial/ Commer Automotive -cial t 1196 1254 1328 1393 1174 1231 1306 1370 1158 1214 ...

  • Page 130

    ... Altera Corporation February 2008 ...

  • Page 131

    ... DIFFERENTIAL_ 6 mA SSTL_18_CLASS_I (1) DIFFERENTIAL_ 16 mA SSTL_18_CLASS_II 18 mA (1) 1.8V_DIFFERENTIAL 8 mA _HSTL_CLASS_I (1) 1.8V_DIFFERENTIAL 16 mA _HSTL_CLASS_II (1) 1.5V_DIFFERENTIAL 8 mA _HSTL_CLASS_I (1) Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner Parameter Industrial/ Commer Automotive -cial t 1472 1544 1604 1683 1469 1541 1601 1680 1466 1538 ...

  • Page 132

    ... Altera Corporation February 2008 ...

  • Page 133

    ... LVCMOS ( 2. ( Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner –6 Industrial Speed Commer- /Auto- Grade cial motive 1343 1408 2539 1467 1540 2747 1198 1256 2411 1322 1388 2619 1156 1212 2282 1280 1344 2490 1124 1178 2286 ...

  • Page 134

    ... Altera Corporation February 2008 ...

  • Page 135

    ... O P DIFFERENTIAL_ HSTL_ CLASS_I ( 1.5V_ (1) DIFFERENTIAL_ HSTL_ CLASS_I Altera Corporation February 2008 DC Characteristics and Timing Specifications Fast Corner –6 Industrial Speed Commer- /Auto- Grade cial motive 1364 1430 2853 1488 1562 3061 1332 1396 2842 1456 1528 3050 1332 1396 2842 ...

  • Page 136

    ... Table 5–45 Altera Corporation February 2008 Unit ...

  • Page 137

    ... PCI PCI-X DIFFERENTIAL_SSTL_2_ CLASS_I DIFFERENTIAL_SSTL_2_ CLASS_II Altera Corporation February 2008 DC Characteristics and Timing Specifications = 1000 / (1000/toggle rate at default load + derating factor * load value in pF/1000) 1000 / (1000/270 + 29 × 10/1000) = 250 (MHz) through 5–46 show the I/O toggle rates for Cyclone II ...

  • Page 138

    ... Dedicated Clock (1) Outputs –7 –8 –6 –7 –8 Speed Speed Speed Speed Grade Grade Grade Grade 80 120 100 80 140 200 170 140 190 280 230 190 200 290 240 200 230 330 280 230 250 360 300 250 Altera Corporation February 2008 ...

  • Page 139

    ... SSTL_2_CLASS_I SSTL_2_CLASS_II SSTL_18_ 6 mA CLASS_I Altera Corporation February 2008 DC Characteristics and Timing Specifications Maximum Output Clock Toggle Rate on Cyclone II Devices (MHz) Column I/O Pins (1) Row I/O Pins –6 –7 –8 –6 Speed Speed Speed Speed Speed Grade Grade Grade Grade ...

  • Page 140

    ... Altera Corporation February 2008 ...

  • Page 141

    ... SSTL_2_CLASS_I OCT_50_ OHMS SSTL_18_CLASS_I OCT_50_ OHMS Note to Table 5–45: (1) This is based on single data rate I/Os. Altera Corporation February 2008 DC Characteristics and Timing Specifications Maximum Output Clock Toggle Rate on Cyclone II Devices (MHz) Column I/O Pins (1) Row I/O Pins –6 –7 –8 –6 ...

  • Page 142

    ... Altera Corporation February 2008 ...

  • Page 143

    ... DIFFERENTIAL_SSTL_2 8 mA _CLASS_I 12 mA DIFFERENTIAL_SSTL_2 16 mA _CLASS_II DIFFERENTIAL_SSTL_ 6 mA 18_CLASS_I Altera Corporation February 2008 DC Characteristics and Timing Specifications Maximum Output Clock Toggle Rate Derating Factors (ps/pF) Column I/O Pins Row I/O Pins –6 –7 –8 –6 Speed Speed Speed Speed Speed ...

  • Page 144

    ... Altera Corporation February 2008 ...

  • Page 145

    ... High-speed I/O data rate HSIODR High-speed receiver and transmitter input and output data rate. Time unit interval TUI Channel-to-channel skew TCCS Altera Corporation February 2008 DC Characteristics and Timing Specifications Maximum Output Clock Toggle Rate Derating Factors (ps/pF) Column I/O Pins Row I/O Pins – ...

  • Page 146

    ... Peak-to-peak output jitter on high-speed PLLs. Low-to-high transmission time. High-to-low transmission time. Lock time for high-speed transmitter and receiver PLLs. Time Unit Interval (TUI) RSKM Sampling Window (SW) shows the high-speed I/O timing budget expected to be centered SU H RSKM TCCS Altera Corporation February 2008 ...

  • Page 147

    ... Mbps ×7 70 ×4 40 ×2 20 × — Altera Corporation February 2008 DC Characteristics and Timing Specifications Note (1) RSKM SW shows the RSDS timing budget for Cyclone II devices at –7 Speed Grade Typ Max(1) Min Typ Max(1) — 155.5 10 — 155.5 — ...

  • Page 148

    ... Therefore, the transmitter timing parameter H (minimum) and t CO –8 Speed Grade Unit Min Typ Max(1) — — 200 ps — — 500 ps — 500 — ps — 500 — ps μs — — 100 High-Speed Differential (maximum). Refer to Figure 5–4 CO Figure 5–5. Altera Corporation February 2008 ...

  • Page 149

    ... Symbol Conditions Min f × (input ×8 10 clock ×7 10 frequency) ×4 10 ×2 10 ×1 10 Altera Corporation February 2008 DC Characteristics and Timing Specifications Transmitter Clock (5.88 ns) Transmitter Transmitter Valid Data Valid Data Total Skew ns) H shows the mini-LVDS transmitter timing budget for Cyclone II – ...

  • Page 150

    ... Mbps 70 — 311 Mbps 40 — 311 Mbps 20 — 311 Mbps 10 — 311 Mbps 45 — — — 200 ps — — 500 ps — — 500 ps — — 500 ps μs — — 100 (minimum) and t (maximum). CO Figure 5–6. t (2) H Altera Corporation February 2008 ...

  • Page 151

    ... Output — — — jitter (peak to peak) t 20–80% 150 200 Altera Corporation February 2008 DC Characteristics and Timing Specifications and 5–51 show the LVDS timing budget for Cyclone II –7 Speed Grade Max Max Max Min Typ (1) (2) (1) — ...

  • Page 152

    ... –8 Speed Grade Max Max Max Min Typ (2) (1) (2) 150 200 250 (11) — — (12) 100 of 250 ps, the Altera Corporation February 2008 Unit ps μs ...

  • Page 153

    ... For extended temperature devices, the maximum data rate for x1 mode is 340 Mbps. (5) For extended temperature devices, the maximum lock time is 500 us. External Memory Interface Specifications Table 5–52 Table 5–52. DQS Bus Clock Skew Adder Specifications Note to (1) Altera Corporation February 2008 DC Characteristics and Timing Specifications –7 Speed Grade Typ Max Min Typ Max — ...

  • Page 154

    ... Signal Captured Signal Driven 5–64 Cyclone II Device Handbook, Volume 1 shows the timing requirements for the JTAG signals. TMS TDI t JCP t t JCH JCL TCK t t JPZX JPCO TDO t t JSSU JSH JSCO JSZX JPSU JPH t JPXZ t JSXZ Altera Corporation February 2008 ...

  • Page 155

    ... LVTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port and capture register clock setup time and port clock to output time For more information on JTAG, refer to the Boundary-Scan Testing for Cyclone II Devices Handbook. Altera Corporation February 2008 DC Characteristics and Timing Specifications shows the JTAG timing parameters and values for Cyclone II Min (2) (2) ...

  • Page 156

    ... MHz 40 — — 200 — ps (4) 10 — MHz (4) 10 — MHz 10 — (4) MHz 10 — 500 MHz 10 — 450 MHz 10 — 402.5 MHz 45 — — — 300 ps — — 30 mUI μs — — 100 (6) — — ±60 ps Altera Corporation February 2008 ...

  • Page 157

    ... DCD for a clock is the larger value of D1 and D2. Figure 5–8. Duty Cycle Distortion DCD expressed in absolution derivation, for example Figure percentage, and the percentage number is clock-period dependent. DCD as a percentage is defined as: Altera Corporation February 2008 DC Characteristics and Timing Specifications Note (1) (Part Parameter areset signal ...

  • Page 158

    ... DCD. 5–68 Cyclone II Device Handbook, Volume 1 (T/2 – D1 (the low percentage boundary) (T (the high percentage boundary) DFF D Q (Figure 5–10). Therefore, any distortion on the input (Figure 5–9). Therefore, any DCD output Altera Corporation February 2008 ...

  • Page 159

    ... Table 5–55. Maximum DCD for Single Data Outputs (SDR) on Row I/O Pins LVCMOS LVTTL 2.5-V 1.8-V 1.5-V SSTL-2 Class I SSTL-2 Class II SSTL-18 Class I HSTL-15 Class I HSTL-18 Class I Altera Corporation February 2008 DC Characteristics and Timing Specifications DFF PRN D Q GND CLRN V DFF CC ...

  • Page 160

    ... DCD (6000 ps/2 – 65 ps) / 6000 ps = 48.91% (for low boundary) (T/2 + DCD (6000 ps ps) / 6000ps = 51.08% (for high boundary Column I/O Output Standard Unit 165 165 85 155 155 145 145 205 195 255 255 195 255 255 Notes (1), ( Unit 195 285 285 210 305 305 Altera Corporation February 2008 ...

  • Page 161

    ... Table 5–57. Maximum for DDIO Output on Row Pins with PLL in the Clock Path Row Pins with PLL in the Clock Path LVCMOS LVTTL 2.5-V 1.8-V Altera Corporation February 2008 DC Characteristics and Timing Specifications Column I/O Output Standard Table 5–56: The DCD specification is characterized using the maximum drive strength available for each I/O standard ...

  • Page 162

    ... Table 5–57). If the clock Altera Corporation February 2008 ...

  • Page 163

    ... Differential HSTL-18 Class II Differential HSTL-15 Class I Differential HSTL-15 Class II LVDS Simple RSDS Mini-LVDS Notes to (1) (2) Altera Corporation February 2008 DC Characteristics and Timing Specifications Notes (1), (2) Table 5–58: The DCD specification is characterized using the maximum drive strength available for each I/O standard. ...

  • Page 164

    ... High-Speed Differential Interfaces in Cyclone II Devices Cyclone II Device Handbook IEEE 1149.1 (JTAG) Boundary-Scan Testing for Cyclone II Devices chapter in the Cyclone II Handbook Operating Requirements for Altera Devices Data Sheet PowerPlay Early Power Estimator User Guide PowerPlay Power Analysis chapters in volume 3 of the Quartus II Handbook shows the revision history for this document ...

  • Page 165

    ... November 2004 Updated the “Differential I/O Standards” v1.1 Updated Table 5–54. June 2004 Added document to the Cyclone II Device Handbook. v1.0 Altera Corporation February 2008 DC Characteristics and Timing Specifications minimum and maximum limitations in in Table 5–2. rise time for Cyclone II CC Table 5– ...

  • Page 166

    ... Document Revision History 5–76 Cyclone II Device Handbook, Volume 1 Altera Corporation February 2008 ...

  • Page 167

    ... Quartus II software and Quartus II Web Edition software support seamless integration with your favorite third party EDA tools. Device Pin-Outs Device pin-outs for Cyclone II devices are available on the Altera web site (www.altera.com). For more information contact Altera Applications. Ordering Figure 6–1 information on a specific package, contact Altera Applications ...

  • Page 168

    ... ES: Engineering sample N: Lead-free devices Speed Grade with 6 being the fastest Operating Temperature ° ° C: Commercial temperature ( ° ° I: Industrial temperature ( 100 C) J Summary of Changes ● Added Ultra FineLine BGA detail in UBGA Package information in Figure 6–1. Altera Corporation February 2007 ...