IC FLEX 10K FPGA 30K 208-RQFP

EPF10K30RI208-4

Manufacturer Part NumberEPF10K30RI208-4
DescriptionIC FLEX 10K FPGA 30K 208-RQFP
ManufacturerAltera
SeriesFLEX-10K®
EPF10K30RI208-4 datasheet
 


Specifications of EPF10K30RI208-4

Number Of Logic Elements/cells1728Number Of Labs/clbs216
Total Ram Bits12288Number Of I /o147
Number Of Gates69000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case208-RQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2233  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
Page 120/128

Download datasheet (2Mb)Embed
PrevNext
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 113. ClockLock & ClockBoost Parameters
Symbol
f
Input deviation from user specification in MAX+PLUS II (ClockBoost clock
CLKDEV1
multiplication factor equals 1)
f
Input deviation from user specification in MAX+PLUS II (ClockBoost clock
CLKDEV2
multiplication factor equals 2)
t
Input clock stability (measured between adjacent clocks)
INCLKSTB
t
Time required for ClockLock or ClockBoost to acquire lock
LOCK
t
Jitter on ClockLock or ClockBoost-generated clock
JITTER
t
Duty cycle for ClockLock or ClockBoost-generated clock
OUTDUTY
Notes:
(1)
To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the
input frequency. The MAX+PLUS II software tunes the PLL in the ClockLock and ClockBoost circuitry to this
frequency. The f
parameter specifies how much the incoming clock can differ from the specified frequency
CLKDEV
during device operation. Simulation does not reflect this parameter.
(2)
During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If
the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during
configuration, because the t
(3)
The t
specification is measured under long-term observation.
JITTER
Power
Consumption
120
(Part 2 of 2)
Parameter
(1)
(1)
(3)
value is less than the time required for configuration.
LOCK
The supply power (P) for FLEX 10K devices can be calculated with the
following equation:
P = P
+ P
= (I
INT
IO
CCSTANDBY
Typical I
values are shown as I
CCSTANDBY
operating conditions tables on pages 46, 49, and 52 of this data sheet. The
I
value depends on the switching frequency and the application
CCACTIVE
logic. This value is calculated based on the amount of current that each LE
typically consumes. The P
IO
load characteristics and switching frequency, can be calculated using the
guidelines given in Application Note 74 (Evaluating Power for Altera Devices).
1
Compared to the rest of the device, the embedded array
consumes a negligible amount of power. Therefore, the
embedded array can be ignored when calculating supply
current.
The I
value is calculated with the following equation:
CCACTIVE
I
= K f
N tog
CCACTIVE
MAX
The parameters in this equation are shown below:
Min
Typ
(2)
40
50
+ I
V
+ P
CCACTIVE )
CC
IO
in the FLEX 10K device DC
CC0
value, which depends on the device output
A
-------------------------- -
LC
MHz LE
Max
Unit
1
MHz
0.5
MHz
100
ps
10
s
1
ns
60
%
Altera Corporation