IC FLEX 10K FPGA 30K 208-RQFP

EPF10K30RI208-4

Manufacturer Part NumberEPF10K30RI208-4
DescriptionIC FLEX 10K FPGA 30K 208-RQFP
ManufacturerAltera
SeriesFLEX-10K®
EPF10K30RI208-4 datasheet
 


Specifications of EPF10K30RI208-4

Number Of Logic Elements/cells1728Number Of Labs/clbs216
Total Ram Bits12288Number Of I /o147
Number Of Gates69000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case208-RQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2233  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 23/128

Download datasheet (2Mb)Embed
PrevNext
Figure 10. LE Clear & Preset Modes
Asynchronous Clear
VCC
PRN
D
Q
CLRN
labctrl1 or
labctrl2
Chip-Wide Reset
Asynchronous Load with Clear
NOT
labctrl1
(Asynchronous
Load)
data3
(Data)
NOT
labctrl2
(Clear)
Chip-Wide Reset
Asynchronous Load with Preset
NOT
labctrl1
(Asynchronous
Load)
labctrl2
(Preset)
data3
(Data)
NOT
Altera Corporation
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Asynchronous Preset
Chip-Wide Reset
labctrl1 or
labctrl2
VCC
PRN
D
Q
CLRN
D
Chip-Wide Reset
Asynchronous Clear
The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this
mode, the preset signal is tied to V
Asynchronous Clear & Preset
labctrl1
PRN
D
Q
labctrl2
Chip-Wide Reset
CLRN
Asynchronous Load without Clear or Preset
NOT
labctrl1
(Asynchronous
Load)
data3
(Data)
NOT
Chip-Wide Reset
PRN
Q
CLRN
to deactivate it.
CC
PRN
D
Q
CLRN
PRN
D
Q
CLRN
23