IC FLEX 10K FPGA 30K 208-RQFP

EPF10K30RI208-4

Manufacturer Part NumberEPF10K30RI208-4
DescriptionIC FLEX 10K FPGA 30K 208-RQFP
ManufacturerAltera
SeriesFLEX-10K®
EPF10K30RI208-4 datasheet
 


Specifications of EPF10K30RI208-4

Number Of Logic Elements/cells1728Number Of Labs/clbs216
Total Ram Bits12288Number Of I /o147
Number Of Gates69000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case208-RQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2233  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 60/128

Download datasheet (2Mb)Embed
PrevNext
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 32. LE Timing Microparameters (Part 2 of 2)
Symbol
t
LE register setup time for data and enable signals before clock; LE register
SU
recovery time after asynchronous clear, preset, or load
t
LE register hold time for data and enable signals after clock
H
t
LE register preset delay
PRE
t
LE register clear delay
CLR
t
Minimum clock high time from clock pin
CH
t
Minimum clock low time from clock pin
CL
Table 33. IOE Timing Microparameters
Symbol
t
IOE data delay
IOD
t
IOE register control signal delay
IOC
t
IOE register clock-to-output delay
IOCO
t
IOE combinatorial delay
IOCOMB
t
IOE register setup time for data and enable signals before clock; IOE register
IOSU
recovery time after asynchronous clear
t
IOE register hold time for data and enable signals after clock
IOH
t
IOE register clear time
IOCLR
t
Output buffer and pad delay, slow slew rate = off, V
OD1
t
Output buffer and pad delay, slow slew rate = off, V
OD2
t
Output buffer and pad delay, slow slew rate = on
OD3
t
IOE output buffer disable delay
XZ
t
IOE output buffer enable delay, slow slew rate = off, V
ZX1
t
IOE output buffer enable delay, slow slew rate = off, V
ZX2
t
IOE output buffer enable delay, slow slew rate = on
ZX3
t
IOE input pad and buffer to IOE register delay
INREG
t
IOE register feedback delay
IOFD
t
IOE input pad and buffer to FastTrack Interconnect delay
INCOMB
60
Note (1)
Parameter
Note (1)
Parameter
= V
CCIO
= low voltage
CCIO
= V
CCIO
= low voltage
CCIO
Conditions
Conditions
C1 = 35 pF
(2)
CCINT
C1 = 35 pF
(3)
C1 = 35 pF
(4)
C1 = 35 pF
(2)
CCINT
C1 = 35 pF
(3)
C1 = 35 pF
(4)
Altera Corporation