IC CYCLONE FPGA 2910 LE 100-TQFP

 

EP1C3T100C6

Manufacturer Part NumberEP1C3T100C6
DescriptionIC CYCLONE FPGA 2910 LE 100-TQFP
ManufacturerAltera
SeriesCyclone®
EP1C3T100C6 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP1C3T100C6

Number Of Logic Elements/cells2910Number Of Labs/clbs291
Total Ram Bits59904Number Of I /o65
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case100-TQFP, 100-VQFP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Gates-
Other names544-1014  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 10/106

Download datasheet (2Mb)Embed
PrevNext
Cyclone Device Handbook, Volume 1
performance and flexibility. Each LE can drive 30 other LEs through fast
local and direct link interconnects.
connection.
Figure 2–3. Direct Link Connection
Direct link interconnect from
left LAB, M4K memory
block, PLL, or IOE output
Direct link
interconnect
to left
Interconnect
LAB Control Signals
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include two clocks, two clock enables, two
asynchronous clears, synchronous clear, asynchronous preset/load,
synchronous load, and add/subtract control signals. This gives a
maximum of 10 control signals at a time. Although synchronous load and
clear signals are generally used when implementing counters, they can
also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB's
clock and clock enable signals are linked. For example, any LE in a
particular LAB using the labclk1 signal will also use labclkena1. If
the LAB uses both the rising and falling edges of a clock, it also uses both
LAB-wide clock signals. Deasserting the clock enable signal will turn off
the LAB-wide clock.
Each LAB can use two asynchronous clear signals and an asynchronous
load/preset signal. The asynchronous load acts as a preset when the
asynchronous load data input is tied high.
2–4
Preliminary
Local
Figure 2–3
shows the direct link
Direct link interconnect from
right LAB, M4K memory
block, PLL, or IOE output
Direct link
interconnect
to right
LAB
Altera Corporation
May 2008

Related parts for EP1C3T100C6

Part Number DescriptionManufacturer Datasheet
  EP1C3T144C8 Altera Corporation
  EP1C3T100C8N Altera Corporation
  EP1C3T100I6 Altera Corporation
  EP1C3T100I6N Altera Corporation
  EP1C3T100I8 Altera Corporation
  EP1C3T100I8N Altera Corporation
  EP1C3T144I6 Altera Corporation
  EP1C3T144I6N Altera Corporation
  EP1C3T144I8 Altera Corporation
  EP1C3T144I8N Altera Corporation
EP1C3T100C7  EP1C3T100C7 IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T144C7N  EP1C3T144C7N IC CYCLONE FPGA 2910 LE 144-TQFP Altera
EP1C3T100I7N  EP1C3T100I7N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T100C6N  EP1C3T100C6N IC CYCLONE FPGA 2910 LE 100-TQFP Altera
EP1C3T144C7  EP1C3T144C7 IC CYCLONE FPGA 2910 LE 144-TQFP Altera