
EP2S90F1020I4N | |
---|---|
Manufacturer Part Number | EP2S90F1020I4N |
Description | IC STRATIX II FPGA 90K 1020-FBGA |
Manufacturer | Altera |
Series | Stratix® II |
EP2S90F1020I4N datasheet |
|
Specifications of EP2S90F1020I4N | |||
---|---|---|---|
Number Of Logic Elements/cells | 90960 | Number Of Labs/clbs | 4548 |
Total Ram Bits | 4520488 | Number Of I /o | 758 |
Voltage - Supply | 1.15 V ~ 1.25 V | Mounting Type | Surface Mount |
Operating Temperature | -40°C ~ 100°C | Package / Case | 1020-FBGA |
Family Name | Stratix II | Number Of Logic Blocks/elements | 90960 |
# I/os (max) | 758 | Frequency (max) | 711.24MHz |
Process Technology | 90nm (CMOS) | Operating Supply Voltage (typ) | 1.2V |
Logic Cells | 90960 | Ram Bits | 4520488 |
Operating Supply Voltage (min) | 1.15V | Operating Supply Voltage (max) | 1.25V |
Operating Temp Range | -40C to 100C | Operating Temperature Classification | Industrial |
Mounting | Surface Mount | Pin Count | 1020 |
Package Type | FC-FBGA | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
Number Of Gates | - | Other names | 544-1920 EP2S90F1020I4N |
PrevNext
Timing Model
EP2S15 Clock Timing Parameters
Tables 5–44
EP2S15 devices.
Table 5–44. EP2S15 Column Pins Regional Clock Timing Parameters
Minimum Timing
Parameter
Industrial
t
1.445
C I N
t
1.288
C O U T
t
0.104
P L L C I N
t
-0.053
P L L C O U T
Table 5–45. EP2S15 Column Pins Global Clock Timing Parameters
Minimum Timing
Parameter
Industrial
t
1.419
C I N
t
1.262
C O U T
t
0.094
P L L C I N
t
-0.063
P L L C O U T
Table 5–46. EP2S15 Row Pins Regional Clock Timing Parameters
Minimum Timing
Parameter
Industrial
t
1.232
C I N
t
1.237
C O U T
t
-0.109
P L L C I N
t
-0.104
P L L C O U T
5–42
Stratix II Device Handbook, Volume 1
though
5–47
show the maximum clock timing parameters for
-3 Speed
Grade
Commercial
1.512
2.487
1.347
2.245
0.102
0.336
-0.063
0.094
-3 Speed
Grade
Commercial
1.487
2.456
2.813
1.322
2.214
2.535
0.092
0.326
0.363
-0.073
0.084
0.085
-3 Speed
Grade
Commercial
1.288
2.144
1.293
2.140
-0.122
-0.007
-0.117
-0.011
-4 Speed
-5 Speed
Unit
Grade
Grade
2.848
3.309
ns
2.570
2.985
ns
0.373
0.424
ns
0.095
0.1
ns
-4 Speed
-5 Speed
Unit
Grade
Grade
3.273
ns
2.949
ns
0.414
ns
0.09
ns
-4 Speed
-5 Speed
Unit
Grade
Grade
2.454
2.848
ns
2.450
2.843
ns
-0.021
-0.037
ns
-0.025
-0.042
ns
Altera Corporation
April 2011
Related parts for EP2S90F1020I4N | ||||
---|---|---|---|---|
Part Number | Description | Manufacturer | Datasheet | Request |
![]() |
CYCLONE II STARTER KIT EP2C20N | Altera |
| |
![]() |
ALTERA | Altera | ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns | Altera Corporation |
| |
![]() |
Classic EPLD | Altera Corporation |
| |
![]() |
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns | Altera Corporation |
| |
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
Altera Corporation |
| ||
![]() |
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP | Altera Corporation |
|