EP2S90F1020I4N Altera, EP2S90F1020I4N Datasheet - Page 187

• Manufacturer Part Number: EP2S90F1020I4N
• Description: IC STRATIX II FPGA 90K 1020-FBGA
• Manufacturer: Altera
• Series: Stratix® IIr

Specifications of EP2S90F1020I4N

• Number Of Logic Elements/cells: 90960
• Number Of Labs/clbs: 4548
• Total Ram Bits: 4520488
• Number Of I /o: 758
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1020-FBGA
• Family Name: Stratix II
• Number Of Logic Blocks/elements: 90960
• # I/os (max): 758
• Frequency (max): 711.24MHz
• Process Technology: 90nm (CMOS)
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 90960
• Ram Bits: 4520488
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 1020
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1920; EP2S90F1020I4N

Altera Corporation
April 2011
Notes to
(1)
(2)
(3)
Input delay from
pin to internal
cells
Input delay from
pin to input
register
Delay from
output register
to output pin
Output enable
pin delay
Table 5–69. Stratix II IOE Programmable Delay on Column Pins
Parameter
The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the
latest version of the Quartus II software.
The first number is the minimum timing parameter for industrial devices. The second number is the minimum
timing parameter for commercial devices.
The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number
applies to -3 speed grade EP2S130 and EP2S180 devices.
Table
5–69:
Pad to I/O
dataout to logic
array
Pad to I/O input
register
I/O output
register to pad
t
Paths Affected
X Z
, t
Z X
IOE Programmable Delay
See
Tables 5–69
Available
Settings
64
8
2
2
Offset
and
Min
(ps)
Timing
Minimum
0
0
0
0
0
0
0
0
5–70
Offset
1,696
1,781
1,955
2,053
Max
(ps)
316
332
305
320
(2)
for IOE programmable delay.
Offset
(ps)
Min
Grade
-3 Speed
0
0
0
0
0
0
0
0
Note (1)
Stratix II Device Handbook, Volume 1
Offset
2,881
3,025
3,275
3,439
(3)
Max
(ps)
500
525
483
507
DC & Switching Characteristics
Offset
(ps)
Min
-4 Speed
0
0
0
0
Grade
Offset
3,313
3,766
Max
(ps)
575
556
Offset
(ps)
Min
0
0
0
0
-5 Speed
Grade
Offset
3,860
4,388
Max
(ps)
670
647
5–51