EP2S90F1020I4N

Manufacturer Part NumberEP2S90F1020I4N
DescriptionIC STRATIX II FPGA 90K 1020-FBGA
ManufacturerAltera
SeriesStratix® II
EP2S90F1020I4N datasheet
 

Specifications of EP2S90F1020I4N

Number Of Logic Elements/cells90960Number Of Labs/clbs4548
Total Ram Bits4520488Number Of I /o758
Voltage - Supply1.15 V ~ 1.25 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case1020-FBGA
Family NameStratix IINumber Of Logic Blocks/elements90960
# I/os (max)758Frequency (max)711.24MHz
Process Technology90nm (CMOS)Operating Supply Voltage (typ)1.2V
Logic Cells90960Ram Bits4520488
Operating Supply Voltage (min)1.15VOperating Supply Voltage (max)1.25V
Operating Temp Range-40C to 100COperating Temperature ClassificationIndustrial
MountingSurface MountPin Count1020
Package TypeFC-FBGALead Free Status / RoHS StatusLead free / RoHS Compliant
Number Of Gates-Other names544-1920
EP2S90F1020I4N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
Page 211
212
Page 212
213
Page 213
214
Page 214
215
Page 215
216
Page 216
217
Page 217
218
Page 218
219
Page 219
220
Page 220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
Page 212/238

Download datasheet (3Mb)Embed
PrevNext
Timing Model
Table 5–79. Maximum Output Clock Toggle Rate Derating Factors (Part 4 of 5)
Drive
I/O Standard
Strength
-3
Differential
4 mA
458
SSTL-18 Class I
6 mA
305
(3)
8 mA
225
10 mA
167
12 mA
129
Differential
8 mA
173
SSTL-18 Class II
16 mA
150
(3)
18 mA
120
20 mA
109
1.8-V Differential
4 mA
245
HSTL Class I
(3)
6 mA
164
8 mA
123
10 mA
110
12 mA
97
1.8-V Differential
16 mA
101
(3)
HSTL Class II
18 mA
98
20 mA
93
1.5-V Differential
4 mA
168
(3)
HSTL Class I
6 mA
112
8 mA
84
10 mA
87
12 mA
86
1.5-V Differential
16 mA
95
HSTL Class II
(3)
18 mA
95
20 mA
94
3.3-V PCI
134
3.3-V PCI-X
134
LVDS
HyperTransport
technology
LVPECL
(4)
5–76
Stratix II Device Handbook, Volume 1
Maximum Output Clock Toggle Rate Derating Factors (ps/pF)
Column I/O Pins
Row I/O Pins
-4
-5
-3
570
570
-
380
380
-
282
282
-
220
220
-
175
175
-
206
206
-
160
160
-
130
130
-
127
127
-
282
282
-
188
188
-
140
140
-
124
124
-
110
110
-
104
104
-
102
102
-
99
99
-
196
196
-
131
131
-
99
99
-
98
98
-
98
98
-
101
101
-
100
100
-
101
101
-
177
177
-
177
177
-
-
-
-
155
(1)
-
-
-
155
(1)
-
-
-
-
Dedicated Clock Outputs
-4
-5
-3
-4
-
-
505
570
570
-
-
336
380
380
-
-
248
282
282
-
-
190
220
220
-
-
148
175
175
-
-
155
206
206
-
-
140
160
160
-
-
110
130
130
-
-
94
127
127
-
-
229
282
282
-
-
153
188
188
-
-
114
140
140
-
-
108
124
124
-
-
104
110
110
-
-
99
104
104
-
-
93
102
102
-
-
88
99
-
-
188
196
196
-
-
125
131
131
-
-
95
99
-
-
90
98
-
-
87
98
-
-
96
101
101
-
-
101
100
100
-
-
104
101
101
-
-
143
177
177
-
-
143
177
177
155
155
134
134
134
(1)
(1)
155
155
-
-
(1)
(1)
-
-
134
134
134
Altera Corporation
April 2011
-5
99
99
98
98
-