XC3S250E-4FTG256C Xilinx Inc, XC3S250E-4FTG256C Datasheet - Page 142

IC SPARTAN-3E FPGA 250K 256-FTBG

XC3S250E-4FTG256C

Manufacturer Part Number
XC3S250E-4FTG256C
Description
IC SPARTAN-3E FPGA 250K 256-FTBG
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-4FTG256C

Total Ram Bits
221184
Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Number Of I /o
172
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-LBGA
No. Of Logic Blocks
5508
No. Of Gates
250000
No. Of Macrocells
5508
No. Of Speed Grades
4
No. Of I/o's
190
Clock Management
DLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1482

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4FTG256C
Manufacturer:
TOS
Quantity:
3 012
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
281
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
450
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
900
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
100
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
436
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
164
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
24
Part Number:
XC3S250E-4FTG256C
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
XC3S250E-4FTG256C
0
DC and Switching Characteristics
Block RAM Timing
Table 103: Block RAM Timing
142
Notes:
1.
Clock-to-Output Times
T
Setup Times
T
T
T
T
Hold Times
T
T
T
T
Clock Timing
T
T
Clock Frequency
F
Symbol
BCKO
BACK
BDCK
BECK
BWCK
BCKA
BCKD
BCKE
BCKW
BPWH
BPWL
BRAM
The numbers in this table are based on the operating conditions set forth in
When reading from block RAM, the delay from the
active transition at the CLK input to data appearing at
the DOUT output
Setup time for the ADDR inputs before the active
transition at the CLK input of the block RAM
Setup time for data at the DIN inputs before the active
transition at the CLK input of the block RAM
Setup time for the EN input before the active transition
at the CLK input of the block RAM
Setup time for the WE input before the active transition
at the CLK input of the block RAM
Hold time on the ADDR inputs after the active transition
at the CLK input
Hold time on the DIN inputs after the active transition at
the CLK input
Hold time on the EN input after the active transition at
the CLK input
Hold time on the WE input after the active transition at
the CLK input
High pulse width of the CLK signal
Low pulse width of the CLK signal
Block RAM clock frequency. RAM read output value
written back into RAM, for shift-registers and circular
buffers. Write-only or read-only performance is faster.
Description
www.xilinx.com
Table
0.33
0.23
0.67
1.09
0.12
0.12
1.39
1.39
Min
77.
0
0
0
-
-5
Max
2.45
270
Speed Grade
-
-
-
-
-
-
-
-
-
-
DS312-3 (v3.8) August 26, 2009
0.38
0.23
0.77
1.26
0.14
0.13
1.59
1.59
Min
0
0
0
-
-4
Product Specification
Max
2.82
230
-
-
-
-
-
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S250E-4FTG256C