XC3S250E-4FTG256C Xilinx Inc, XC3S250E-4FTG256C Datasheet - Page 221

IC SPARTAN-3E FPGA 250K 256-FTBG

XC3S250E-4FTG256C

Manufacturer Part Number
XC3S250E-4FTG256C
Description
IC SPARTAN-3E FPGA 250K 256-FTBG
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-4FTG256C

Total Ram Bits
221184
Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Number Of I /o
172
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-LBGA
No. Of Logic Blocks
5508
No. Of Gates
250000
No. Of Macrocells
5508
No. Of Speed Grades
4
No. Of I/o's
190
Clock Management
DLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1482

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-4FTG256C
Manufacturer:
TOS
Quantity:
3 012
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
281
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
450
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
900
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
100
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
436
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
164
Part Number:
XC3S250E-4FTG256C
Manufacturer:
XILINX
Quantity:
24
Part Number:
XC3S250E-4FTG256C
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
XC3S250E-4FTG256C
0
Table 152: FG400 Package Pinout (Continued)
User I/Os by Bank
Table 153
distributed between the four I/O banks on the FG400 pack-
age.
Table 153: User I/Os Per Bank for the XC3S1200E and XC3S1600E in the FG400 Package
Footprint Migration Differences
The XC3S1200E and XC3S1600E FPGAs have identical
footprints in the FG400 package. Designs can migrate
between the XC3S1200E and XC3S1600E FPGAs without
further consideration.
DS312-4 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
Top
Right
Bottom
Left
TOTAL
VCCAUX TMS
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
Bank
Package
Some VREF and CLK pins are on INPUT pins.
The eight global clock pins in this bank have optional functionality during configuration and are counted in the DUAL column.
Edge
indicates how the 304 available user-I/O pins are
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
R
I/O Bank
XC3S1200E
XC3S1600E
Pin Name
0
1
2
3
Maximum
304
I/O
78
74
78
74
FG400
M14
Ball
D11
H12
U10
H11
H13
E17
L17
J10
N9
H9
K4
J7
J8
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
Type
JTAG
156
I/O
43
35
30
48
www.xilinx.com
Table 152: FG400 Package Pinout (Continued)
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
INPUT
Bank
20
12
18
12
62
All Possible I/O Pins by Type
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
DUAL
XC3S1200E
XC3S1600E
21
24
46
Pin Name
1
0
VREF
24
6
6
6
6
Pinout Descriptions
(1)
FG400
Ball
M11
M13
N10
N12
K11
J12
L10
L12
M9
N8
K9
CLK
0
0
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
16
8
8
(2)
(2)
Type
(1)
221

Related parts for XC3S250E-4FTG256C