IC FPGA 400 CLB'S 160-PQFP

 

XC4010E-3PQ160C

Manufacturer Part NumberXC4010E-3PQ160C
DescriptionIC FPGA 400 CLB'S 160-PQFP
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4010E-3PQ160C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC4010E-3PQ160C

Number Of Logic Elements/cells950Number Of Labs/clbs400
Total Ram Bits12800Number Of I /o129
Number Of Gates10000Voltage - Supply4.75 V ~ 5.25 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case160-BQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names122-1103  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 19/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
Additional Input Latch for Fast Capture (XC4000X only)
The XC4000X IOB has an additional optional latch on the
input. This latch, as shown in
Figure
16, is clocked by the
output clock — the clock used for the output flip-flop —
rather than the input clock. Therefore, two different clocks
can be used to clock the two input storage elements. This
additional latch allows the very fast capture of input data,
which is then synchronized to the internal clock by the IOB
flip-flop or latch.
To use this Fast Capture technique, drive the output clock
pin (the Fast Capture latching signal) from the output of one
of the Global Early buffers supplied in the XC4000X. The
second storage element should be clocked by a Global
Low-Skew buffer, to synchronize the incoming data to the
internal logic. (See
Figure
17.) These special buffers are
described in
“Global Nets and Buffers (XC4000X only)” on
page
37.
The Fast Capture latch (FCL) is designed primarily for use
with a Global Early buffer. For Fast Capture, a single clock
signal is routed through both a Global Early buffer and a
Global Low-Skew buffer. (The two buffers share an input
pad.) The Fast Capture latch is clocked by the Global Early
buffer, and the standard IOB flip-flop or latch is clocked by
the Global Low-Skew buffer. This mode is the safest way to
use the Fast Capture latch, because the clock buffers on
both storage elements are driven by the same pad. There is
no external skew between clock pads to create potential
problems.
To place the Fast Capture latch in a design, use one of the
special library symbols, ILFFX or ILFLX. ILFFX is a trans-
parent-Low Fast Capture latch followed by an active-High
input flip-flop. ILFLX is a transparent-Low Fast Capture
latch followed by a transparent-High input latch. Any of the
clock inputs can be inverted before driving the library ele-
ment, and the inverter is absorbed into the IOB. If a single
BUFG output is used to drive both clock inputs, the soft-
ware automatically runs the clock through both a Global
Low-Skew buffer and a Global Early buffer, and clocks the
Fast Capture latch appropriately.
Figure 16 on page 21
also shows a two-tap delay on the
input. By default, if the Fast Capture latch is used, the Xilinx
software assumes a Global Early buffer is driving the clock,
and selects MEDDELAY to ensure a zero hold time. Select
ILFFX
IPAD
D
GF
BUFGE
CE
C
IPAD
BUFGLS
Figure 17: Examples Using XC4000X FCL
May 14, 1999 (Version 1.6)
the desired delay based on the discussion in the previous
subsection.
IOB Output Signals
Output signals can be optionally inverted within the IOB,
and can pass directly to the pad or be stored in an
edge-triggered flip-flop. The functionality of this flip-flop is
shown in
Table
11.
An active-High 3-state signal can be used to place the out-
put buffer in a high-impedance state, implementing 3-state
outputs or bidirectional I/O. Under configuration control, the
output (OUT) and output 3-state (T) signals can be
inverted. The polarity of these signals is independently con-
figured for each IOB.
The 4-mA maximum output current specification of many
FPGAs often forces the user to add external buffers, which
are especially cumbersome on bidirectional I/O lines. The
XC4000E and XC4000EX/XL devices solve many of these
problems by providing a guaranteed output sink current of
12 mA. Two adjacent outputs can be interconnected exter-
nally to sink up to 24 mA. The XC4000E and XC4000EX/XL
FPGAs can thus directly drive buses on a printed circuit
board.
By default, the output pull-up structure is configured as a
TTL-like totem-pole. The High driver is an n-channel pull-up
transistor, pulling to a voltage one transistor threshold
below Vcc. Alternatively, the outputs can be globally config-
ured as CMOS drivers, with p-channel pull-up transistors
pulling to Vcc. This option, applied using the bitstream gen-
eration software, applies to all outputs on the device. It is
not individually programmable. In the XC4000XL, all out-
puts are pulled to the positive supply rail.
Table 11: Output Flip-Flop Functionality (active rising
edge is shown)
Mode
Clock
Power-Up
or GSR
Flip-Flop
Legend:
X
Don’t care
__/
Rising edge
to internal
Q
SR
Set or Reset value. Reset is default.
logic
0*
Input is Low or unconnected (default value)
1*
Input is High or unconnected (default value)
Z
3-state
X9013
Clock
Enable
T
D
Q
X
X
0*
X
SR
X
0
0*
X
Q
__/
1*
0*
D
D
X
X
1
X
Z
0
X
0*
X
Q
6-23
6

Related parts for XC4010E-3PQ160C

Part Number DescriptionManufacturer Datasheet
  XC4010E-3PQ160I IC FPGA I-TEMP 5V 3SPD 160-PQFP - XC4010E-3PQ160I Xilinx Inc
  XC4010-5PQ208C IC LOGIC CL ARRAY 10K GAT 208PQ Xilinx Inc
  XC4010D-5PQ160C IC LOGIC CL ARRAY 10K GAT 160PQ Xilinx Inc
  XC4010E-3PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PQ160C IC FPGA 400 CLB'S 160-PQFP Xilinx Inc
XC4010E-2PQ208C  XC4010E-2PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-3PQ208C  XC4010E-3PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-4PQ208C  XC4010E-4PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010L-5PQ208C IC 3.3V FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010E-1BG225C IC FPGA C-TEMP 5V 1SPD 225-PBGA Xilinx Inc
  XC4010E-1HQ208C IC FPGA C-TEMP 5V 1SPD 208-HQFP Xilinx Inc
  XC4010E-1PC84C IC FPGA C-TEMP 5V 1SPD 84-PLCC Xilinx Inc
  XC4010E-1PG191C IC FPGA C-TEMP 5V 1SPD 191-CPGA Xilinx Inc
  XC4010E-1PQ160C IC FPGA C-TEMP 5V 1SPD 160-PQFP Xilinx Inc