IC FPGA 400 CLB'S 160-PQFP

 

XC4010E-3PQ160C

Manufacturer Part NumberXC4010E-3PQ160C
DescriptionIC FPGA 400 CLB'S 160-PQFP
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4010E-3PQ160C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC4010E-3PQ160C

Number Of Logic Elements/cells950Number Of Labs/clbs400
Total Ram Bits12800Number Of I /o129
Number Of Gates10000Voltage - Supply4.75 V ~ 5.25 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case160-BQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names122-1103  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 22/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
XC4000E and XC4000X Series Field Programmable Gate Arrays
or clear on reset and after configuration. Other than the glo-
bal GSR net, no user-controlled set/reset signal is available
to the I/O flip-flops. The choice of set or clear applies to
both the initial state of the flip-flop and the response to the
Global Set/Reset pulse. See
“Global Set/Reset” on
page 11
for a description of how to use GSR.
JTAG Support
Embedded logic attached to the IOBs contains test struc-
tures compatible with IEEE Standard 1149.1 for boundary
scan testing, permitting easy chip and board-level testing.
More information is provided in
“Boundary Scan” on
page
42.
Three-State Buffers
A pair of 3-state buffers is associated with each CLB in the
array. (See
Figure 27 on page
30.) These 3-state buffers
can be used to drive signals onto the nearest horizontal
longlines above and below the CLB. They can therefore be
used to implement multiplexed or bidirectional buses on the
horizontal longlines, saving logic resources. Programmable
pull-up resistors attached to these longlines help to imple-
ment a wide wired-AND function.
The buffer enable is an active-High 3-state (i.e. an
active-Low enable), as shown in
Table
Another 3-state buffer with similar access is located near
each I/O block along the right and left edges of the array.
(See
Figure 33 on page
34.)
The horizontal longlines driven by the 3-state buffers have
a weak keeper at each end. This circuit prevents undefined
floating levels. However, it is overridden by any driver, even
a pull-up resistor.
Special longlines running along the perimeter of the array
can be used to wire-AND signals coming from nearby IOBs
or from internal longlines. These longlines form the wide
edge decoders discussed in
“Wide Edge Decoders” on
page
27.
Three-State Buffer Modes
The 3-state buffers can be configured in three modes:
• Standard 3-state buffer
• Wired-AND with input on the I pin
• Wired OR-AND
D
A
WAND1
Figure 21: Open-Drain Buffers Implement a Wired-AND Function
6-26
Standard 3-State Buffer
All three pins are used. Place the library element BUFT.
Connect the input to the I pin and the output to the O pin.
The T pin is an active-High 3-state (i.e. an active-Low
enable). Tie the T pin to Ground to implement a standard
buffer.
Wired-AND with Input on the I Pin
The buffer can be used as a Wired-AND. Use the WAND1
library symbol, which is essentially an open-drain buffer.
WAND4, WAND8, and WAND16 are also available. See the
XACT Libraries Guide for further information.
The T pin is internally tied to the I pin. Connect the input to
the I pin and the output to the O pin. Connect the outputs of
all the WAND1s together and attach a PULLUP symbol.
Wired OR-AND
The buffer can be configured as a Wired OR-AND. A High
level on either input turns off the output. Use the
WOR2AND library symbol, which is essentially an
open-drain 2-input OR gate. The two input pins are func-
tionally equivalent. Attach the two inputs to the I0 and I1
pins and tie the output to the O pin. Tie the outputs of all the
WOR2ANDs together and attach a PULLUP symbol.
13.
Three-State Buffer Examples
Figure 21
ment a wired-AND function. When all the buffer inputs are
High, the pull-up resistor(s) provide the High output.
Figure 22
ment a multiplexer. The selection is accomplished by the
buffer 3-state signal.
Pay particular attention to the polarity of the T pin when
using these buffers in a design. Active-High 3-state (T) is
identical to an active-Low output enable, as shown in
Table
13.
Table 13: Three-State Buffer Functionality
IN
X
IN
Z = D
D
(D
+D
) (D
A
B
C
D
E
D
C
D
D
B
D
WAND1
WOR2AND
shows how to use the 3-state buffers to imple-
shows how to use the 3-state buffers to imple-
T
OUT
1
0
P
+D
)
U
U
F
L
P
L
D
E
D
F
WOR2AND
X6465
May 14, 1999 (Version 1.6)
R
Z
IN

Related parts for XC4010E-3PQ160C

Part Number DescriptionManufacturer Datasheet
  XC4010E-3PQ160I IC FPGA I-TEMP 5V 3SPD 160-PQFP - XC4010E-3PQ160I Xilinx Inc
  XC4010-5PQ208C IC LOGIC CL ARRAY 10K GAT 208PQ Xilinx Inc
  XC4010D-5PQ160C IC LOGIC CL ARRAY 10K GAT 160PQ Xilinx Inc
  XC4010E-3PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PQ160C IC FPGA 400 CLB'S 160-PQFP Xilinx Inc
XC4010E-2PQ208C  XC4010E-2PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-3PQ208C  XC4010E-3PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-4PQ208C  XC4010E-4PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010L-5PQ208C IC 3.3V FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010E-1BG225C IC FPGA C-TEMP 5V 1SPD 225-PBGA Xilinx Inc
  XC4010E-1HQ208C IC FPGA C-TEMP 5V 1SPD 208-HQFP Xilinx Inc
  XC4010E-1PC84C IC FPGA C-TEMP 5V 1SPD 84-PLCC Xilinx Inc
  XC4010E-1PG191C IC FPGA C-TEMP 5V 1SPD 191-CPGA Xilinx Inc
  XC4010E-1PQ160C IC FPGA C-TEMP 5V 1SPD 160-PQFP Xilinx Inc