IC FPGA 400 CLB'S 160-PQFP

 

XC4010E-3PQ160C

Manufacturer Part NumberXC4010E-3PQ160C
DescriptionIC FPGA 400 CLB'S 160-PQFP
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4010E-3PQ160C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC4010E-3PQ160C

Number Of Logic Elements/cells950Number Of Labs/clbs400
Total Ram Bits12800Number Of I /o129
Number Of Gates10000Voltage - Supply4.75 V ~ 5.25 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case160-BQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names122-1103  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 43/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
is passed through and is captured by each FPGA when it
recognizes the 0010 preamble. Following the length-count
data, each FPGA outputs a High on DOUT until it has
received its required number of data frames.
After an FPGA has received its configuration data, it
passes on any additional frame start bits and configuration
data on DOUT. When the total number of configuration
clocks applied after memory initialization equals the value
of the 24-bit length count, the FPGAs begin the start-up
sequence and become operational together. FPGA I/O are
normally released two CCLK cycles after the last configura-
tion bit is received.
Figure 47 on page 53
start-up timing for an XC4000 Series device.
The daisy-chained bitstream is not simply a concatenation
of the individual bitstreams. The PROM file formatter must
be used to combine the bitstreams for a daisy-chained con-
figuration.
Multi-Family Daisy Chain
All Xilinx FPGAs of the XC2000, XC3000, and XC4000
Series use a compatible bitstream format and can, there-
fore, be connected in a daisy chain in an arbitrary
sequence. There is, however, one limitation. The lead
device must belong to the highest family in the chain. If the
chain contains XC4000 Series devices, the master nor-
mally cannot be an XC2000 or XC3000 device.
The reason for this rule is shown in
Figure 47 on page
Since all devices in the chain store the same length count
value and generate or receive one common sequence of
CCLK pulses, they all recognize length-count match on the
same CCLK edge, as indicated on the left edge of
Figure
47. The master device then generates additional
CCLK pulses until it reaches its finish point F. The different
families generate or require different numbers of additional
CCLK pulses until they reach F. Not reaching F means that
the device does not really finish its configuration, although
DONE may have gone High, the outputs became active,
and the internal reset was released. For the XC4000 Series
device, not reaching F means that readback cannot be ini-
May 14, 1999 (Version 1.6)
tiated and most boundary scan instructions cannot be
used.
The user has some control over the relative timing of these
events and can, therefore, make sure that they occur at the
proper time and the finish point F is reached. Timing is con-
trolled using options in the bitstream generation software.
XC3000 Master with an XC4000 Series Slave
Some designers want to use an inexpensive lead device in
peripheral mode and have the more precious I/O pins of the
XC4000 Series devices all available for user I/O.
shows the
provides a solution for that case.
This solution requires one CLB, one IOB and pin, and an
internal oscillator with a frequency of up to 5 MHz as a
clock source. The XC3000 master device must be config-
ured with late Internal Reset, which is the default option.
One CLB and one IOB in the lead XC3000-family device
are used to generate the additional CCLK pulse required by
the XC4000 Series devices. When the lead device removes
the internal RESET signal, the 2-bit shift register responds
to its clock input and generates an active Low output signal
for the duration of the subsequent clock period. An external
connection between this output and CCLK thus creates the
extra CCLK pulse.
53.
Reset
0
0
1
0
Active Low Output
1
1
Active High Output
0
1
0
1
etc
.
.
.
.
Figure 44: CCLK Generation for XC3000 Master
Driving an XC4000 Series Slave
Figure 44
6
OE/T
Output
Connected
to CCLK
X5223
6-47

Related parts for XC4010E-3PQ160C

Part Number DescriptionManufacturer Datasheet
  XC4010E-3PQ160I IC FPGA I-TEMP 5V 3SPD 160-PQFP - XC4010E-3PQ160I Xilinx Inc
  XC4010-5PQ208C IC LOGIC CL ARRAY 10K GAT 208PQ Xilinx Inc
  XC4010D-5PQ160C IC LOGIC CL ARRAY 10K GAT 160PQ Xilinx Inc
  XC4010E-3PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PQ160C IC FPGA 400 CLB'S 160-PQFP Xilinx Inc
XC4010E-2PQ208C  XC4010E-2PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-3PQ208C  XC4010E-3PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-4PQ208C  XC4010E-4PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010L-5PQ208C IC 3.3V FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010E-1BG225C IC FPGA C-TEMP 5V 1SPD 225-PBGA Xilinx Inc
  XC4010E-1HQ208C IC FPGA C-TEMP 5V 1SPD 208-HQFP Xilinx Inc
  XC4010E-1PC84C IC FPGA C-TEMP 5V 1SPD 84-PLCC Xilinx Inc
  XC4010E-1PG191C IC FPGA C-TEMP 5V 1SPD 191-CPGA Xilinx Inc
  XC4010E-1PQ160C IC FPGA C-TEMP 5V 1SPD 160-PQFP Xilinx Inc