IC FPGA 400 CLB'S 160-PQFP

 

XC4010E-3PQ160C

Manufacturer Part NumberXC4010E-3PQ160C
DescriptionIC FPGA 400 CLB'S 160-PQFP
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4010E-3PQ160C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XC4010E-3PQ160C

Number Of Logic Elements/cells950Number Of Labs/clbs400
Total Ram Bits12800Number Of I /o129
Number Of Gates10000Voltage - Supply4.75 V ~ 5.25 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case160-BQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names122-1103  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 7/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
Set/Reset
An asynchronous storage element input (SR) can be con-
figured as either set or reset. This configuration option
determines the state in which each flip-flop becomes oper-
ational after configuration. It also determines the effect of a
Global Set/Reset pulse during normal operation, and the
effect of a pulse on the SR pin of the CLB. All three
set/reset functions for any single flip-flop are controlled by
the same configuration data bit.
The set/reset state can be independently specified for each
flip-flop. This input can also be independently disabled for
either flip-flop.
The set/reset state is specified by using the INIT attribute,
or by placing the appropriate set or reset flip-flop library
symbol.
SR is active High. It is not invertible within the CLB.
Global Set/Reset
A separate Global Set/Reset line (not shown in
sets or clears each storage element during power-up,
re-configuration, or when a dedicated Reset net is driven
active. This global net (GSR) does not compete with other
routing resources; it uses a dedicated distribution network.
Each flip-flop is configured as either globally set or reset in
the same way that the local set/reset (SR) is specified.
Therefore, if a flip-flop is set by SR, it is also set by GSR.
Similarly, a reset flip-flop is reset by both SR and GSR.
STARTUP
PAD
GSR
GTS
IBUF
CLK DONEIN
Figure 2: Schematic Symbols for Global Set/Reset
GSR can be driven from any user-programmable pin as a
global reset input. To use this global net, place an input pad
and input buffer in the schematic or HDL code, driving the
GSR pin of the STARTUP symbol. (See
cific pin location can be assigned to this input using a LOC
attribute or property, just as with any other user-program-
mable pad. An inverter can optionally be inserted after the
input buffer to invert the sense of the Global Set/Reset sig-
nal.
Alternatively, GSR can be driven from any internal node.
Data Inputs and Outputs
The source of a storage element data input is programma-
ble. It is driven by any of the functions F’, G’, and H’, or by
the Direct In (DIN) block input. The flip-flops or latches drive
the XQ and YQ CLB outputs.
May 14, 1999 (Version 1.6)
Two fast feed-through paths are available, as shown in
Figure
1. A two-to-one multiplexer on each of the XQ and
YQ outputs selects between a storage element output and
any of the control inputs. This bypass is sometimes used by
the automated router to repower internal signals.
Control Signals
Multiplexers in the CLB map the four control inputs (C1 - C4
in
Figure
1) into the four internal control signals (H1,
DIN/H2, SR/H0, and EC). Any of these inputs can drive any
of the four internal control signals.
When the logic function is enabled, the four inputs are:
• EC — Enable Clock
• SR/H0 — Asynchronous Set/Reset or H function
generator Input 0
• DIN/H2 — Direct In or H function generator Input 2
• H1 — H function generator Input 1.
When the memory function is enabled, the four inputs are:
• EC — Enable Clock
Figure
1)
• WE — Write Enable
• D0 — Data Input to F and/or G function generator
• D1 — Data input to G function generator (16x1 and
16x2 modes) or 5th Address bit (32x1 mode).
Using FPGA Flip-Flops and Latches
The abundance of flip-flops in the XC4000 Series invites
pipelined designs. This is a powerful way of increasing per-
formance by breaking the function into smaller subfunc-
tions and executing them in parallel, passing on the results
through pipeline flip-flops. This method should be seriously
Q2
considered wherever throughput is more important than
Q3
latency.
Q1Q4
To include a CLB flip-flop, place the appropriate library
symbol. For example, FDCE is a D-type flip-flop with clock
enable and asynchronous clear. The corresponding latch
X5260
symbol (for the XC4000X only) is called LDCE.
In XC4000 Series devices, the flip flops can be used as reg-
isters or shift registers without blocking the function gener-
ators from performing a different, perhaps unrelated task.
This ability increases the functional capacity of the devices.
Figure
2.) A spe-
The CLB setup time is specified between the function gen-
erator inputs and the clock input K. Therefore, the specified
CLB flip-flop setup time includes the delay through the
function generator.
Using Function Generators as RAM
Optional modes for each CLB make the memory look-up
tables in the F’ and G’ function generators usable as an
array of Read/Write memory cells. Available modes are
level-sensitive (similar to the XC4000/A/H families),
edge-triggered, and dual-port edge-triggered. Depending
on the selected mode, a single CLB can be configured as
either a 16x2, 32x1, or 16x1 bit array.
6
6-11

Related parts for XC4010E-3PQ160C

Part Number DescriptionManufacturer Datasheet
  XC4010E-3PQ160I IC FPGA I-TEMP 5V 3SPD 160-PQFP - XC4010E-3PQ160I Xilinx Inc
  XC4010-5PQ208C IC LOGIC CL ARRAY 10K GAT 208PQ Xilinx Inc
  XC4010D-5PQ160C IC LOGIC CL ARRAY 10K GAT 160PQ Xilinx Inc
  XC4010E-3PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PC84C IC FPGA 400 CLB'S 84-PLCC Xilinx Inc
  XC4010E-4PQ160C IC FPGA 400 CLB'S 160-PQFP Xilinx Inc
XC4010E-2PQ208C  XC4010E-2PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-3PQ208C  XC4010E-3PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
XC4010E-4PQ208C  XC4010E-4PQ208C IC FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010L-5PQ208C IC 3.3V FPGA 400 CLB'S 208-PQFP Xilinx Inc
  XC4010E-1BG225C IC FPGA C-TEMP 5V 1SPD 225-PBGA Xilinx Inc
  XC4010E-1HQ208C IC FPGA C-TEMP 5V 1SPD 208-HQFP Xilinx Inc
  XC4010E-1PC84C IC FPGA C-TEMP 5V 1SPD 84-PLCC Xilinx Inc
  XC4010E-1PG191C IC FPGA C-TEMP 5V 1SPD 191-CPGA Xilinx Inc
  XC4010E-1PQ160C IC FPGA C-TEMP 5V 1SPD 160-PQFP Xilinx Inc