IC APEX 20KE FPGA 100K 208-PQFP

 

EP20K100EQC208-3

Manufacturer Part NumberEP20K100EQC208-3
DescriptionIC APEX 20KE FPGA 100K 208-PQFP
ManufacturerAltera
SeriesAPEX-20K®
EP20K100EQC208-3 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP20K100EQC208-3

Number Of Logic Elements/cells4160Number Of Labs/clbs416
Total Ram Bits53248Number Of I /o151
Number Of Gates263000Voltage - Supply1.71 V ~ 1.89 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case208-MQFP, 208-PQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names544-2092  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
Page 14/117

Download datasheet (693Kb)Embed
PrevNext
APEX 20K Programmable Logic Device Family Data Sheet
14
Each LE has two outputs that drive the local, MegaLAB, or FastTrack
Interconnect routing structure. Each output can be driven independently
by the LUT’s or register’s output. For example, the LUT can drive one
output while the register drives the other output. This feature, called
register packing, improves device utilization because the register and the
LUT can be used for unrelated functions. The LE can also drive out
registered and unregistered versions of the LUT output.
The APEX 20K architecture provides two types of dedicated high-speed
data paths that connect adjacent LEs without using local interconnect
paths: carry chains and cascade chains. A carry chain supports high-speed
arithmetic functions such as counters and adders, while a cascade chain
implements wide-input functions such as equality comparators with
minimum delay. Carry and cascade chains connect LEs 1 through 10 in an
LAB and all LABs in the same MegaLAB structure.
Carry Chain
The carry chain provides a very fast carry-forward function between LEs.
The carry-in signal from a lower-order bit drives forward into the higher-
order bit via the carry chain, and feeds into both the LUT and the next
portion of the carry chain. This feature allows the APEX 20K architecture
to implement high-speed counters, adders, and comparators of arbitrary
width. Carry chain logic can be created automatically by the Quartus II
software Compiler during design processing, or manually by the designer
during design entry. Parameterized functions such as library of
parameterized modules (LPM) and DesignWare functions automatically
take advantage of carry chains for the appropriate functions.
The Quartus II software Compiler creates carry chains longer than ten LEs
by linking LABs together automatically. For enhanced fitting, a long carry
chain skips alternate LABs in a MegaLAB
than one LAB skips either from an even-numbered LAB to the next even-
numbered LAB, or from an odd-numbered LAB to the next odd-
numbered LAB. For example, the last LE of the first LAB in the upper-left
MegaLAB structure carries to the first LE of the third LAB in the
MegaLAB structure.
Figure 6
shows how an n-bit full adder can be implemented in n + 1 LEs
with the carry chain. One portion of the LUT generates the sum of two bits
using the input signals and the carry-in signal; the sum is routed to the
output of the LE. The register can be bypassed for simple adders or used
for accumulator functions. Another portion of the LUT and the carry chain
logic generates the carry-out signal, which is routed directly to the carry-
in signal of the next-higher-order bit. The final carry-out signal is routed
to an LE, where it is driven onto the local, MegaLAB, or FastTrack
Interconnect routing structures.
™
structure. A carry chain longer
Altera Corporation

Related parts for EP20K100EQC208-3

Part Number DescriptionManufacturer Datasheet
  EP20K100EQC240-1 Altera Corporation
  EP20K100EQC208-2XN Altera Corporation
  EP20K100EQC208-1X Altera Corporation
  EP20K100EQC240-2 Altera Corporation
  EP20K100EQC2083 QFP-208 Altera Corporation
  EP20K100EQC2083N QFP-208 Altera Corporation
  EP20K100EQC2401 Altera Corporation
  EP20K100EQC2401X QFP Altera Corporation
  EP20K100EQC2402 QFP-240 Altera Corporation
  EP20K100EQI208-2V Altera Corporation
  EP20K100EQI240-3N Altera Corporation
EP20K100EQC240-3  EP20K100EQC240-3 IC APEX 20KE FPGA 100K 240-PQFP Altera
EP20K100EQC240-3N  EP20K100EQC240-3N IC APEX 20KE FPGA 100K 240-PQFP Altera
EP20K100EQC208-2  EP20K100EQC208-2 IC APEX 20KE FPGA 100K 208-PQFP Altera
EP20K100EQC240-2N  EP20K100EQC240-2N IC APEX 20KE FPGA 100K 240-PQFP Altera