EP4CE55F29C9LN

Manufacturer Part NumberEP4CE55F29C9LN
DescriptionIC CYCLONE IV FPGA 55K 780FBGA
ManufacturerAltera
SeriesCYCLONE® IV E
EP4CE55F29C9LN datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of EP4CE55F29C9LN

Number Of Logic Elements/cells55856Number Of Labs/clbs3491
Total Ram Bits2340000Number Of I /o374
Voltage - Supply0.97 V ~ 1.03 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case780-FBGA
Lead Free Status / RoHS StatusLead free / RoHS CompliantNumber Of Gates-
EP4CGX15BN11C8N PDF datasheetEP4CGX15BN11C8N PDF datasheet #2EP4CGX15BN11C8N PDF datasheet #3EP4CGX15BN11C8N PDF datasheet #4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
Page 401
402
Page 402
403
Page 403
404
Page 404
405
Page 405
406
Page 406
407
Page 407
408
Page 408
409
Page 409
410
Page 410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
Page 407/478

Download datasheet (13Mb)Embed
PrevNext
Chapter 3: Cyclone IV Dynamic Reconfiguration
Dynamic Reconfiguration Modes
Method 3: Writing Different Control Signals for all the Transceiver Channels at the
Same Time
If you disable the Use the same control signal for all the channels option, the PMA
control ports for a write transaction are separate for each channel. If you disable this
option, the width of the PMA control ports are fixed as follows:
PMA Control Ports Used in a Write Transaction
tx_vodctrl is 3 bits per channel
■
■
tx_preemp are 5 bits per channel
■
rx_eqdcgain is 2 bits per channel
■
rx_eqctrl is 4 bits per channel
For example, if you have two channels, the tx_vodctrl is 6 bits wide
(tx_vodctrl [2:0] corresponds to channel 1 and tx_vodctrl [5:3] corresponds to
channel 2).
PMA Control Ports Used in a Read Transaction
The width of the PMA control ports for a read transaction are always separate for each
channel as explained in
the Transceiver Channels” on page
Write Transaction
Because the PMA controls of all the channels are written, if you want to reconfigure a
specific channel connected to the ALTGX_RECONFIG instance, set the new value at
the corresponding PMA control port of the channel under consideration and retain
the previously stored values in the other active channels with a read transaction prior
to this write transaction.
For example, if the number of channels controlled by the ALTGX_RECONFIG
instance is two, the tx_vodctrl signal in this case would be 6 bits wide. The
tx_vodctrl[2:0] signal corresponds to channel 1 and the tx_vodctrl[5:3] signal
corresponds to channel 2.
■
To dynamically reconfigure the PMA controls of only channel 2 with a new value,
first perform a read transaction to retrieve the existing PMA control values from
tx_vodctrl_out[5:0]. Use the tx_vodctrl_out[2:0] value for tx_vodctrl[2:0]
to write in channel 1. By doing so, channel 1 is overwritten with the same value.
Perform a write transaction. This ensures that the new values are written only to
■
channel 2 while channel 1 remains unchanged.
© December 2010 Altera Corporation
“Method 2: Writing the Same Control Signals to Control All
3–14.
Cyclone IV Device Handbook, Volume 2
3–17

Related parts for EP4CE55F29C9LN

Part Number DescriptionManufacturer Datasheet
  EP4CE55F23C8N IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F23C9LN IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F29C8N IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F23C8 IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F23C9L IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F29C8 IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F29C9L IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F23C8LN IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F29C8LN IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F23C7 IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F23C8L IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F29C7 IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F29C8L IC CYCLONE IV FPGA 55K 780FBGA Altera Corporation
  EP4CE55F23C6N IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation
  EP4CE55F23I7N IC CYCLONE IV FPGA 55K 484FBGA Altera Corporation