EP2S90F1020C5N Altera, EP2S90F1020C5N Datasheet - Page 222

no-image

EP2S90F1020C5N

Manufacturer Part Number
EP2S90F1020C5N
Description
IC STRATIX II FPGA 90K 1020-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S90F1020C5N

Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520488
Number Of I /o
758
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
90960
# I/os (max)
758
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
90960
Ram Bits
4520488
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1918
EP2S90F1020C5N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S90F1020C5N
Manufacturer:
ALTERA
Quantity:
233
Part Number:
EP2S90F1020C5N
Manufacturer:
ALTERA
Quantity:
530
Part Number:
EP2S90F1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S90F1020C5N
Manufacturer:
ALTERA
0
Part Number:
EP2S90F1020C5N
Manufacturer:
ALTERA
0
Part Number:
EP2S90F1020C5N
Manufacturer:
ALTERA
0
Part Number:
EP2S90F1020C5N
0
Duty Cycle Distortion
5–86
Stratix II Device Handbook, Volume 1
Note to
(1)
Notes to
(1)
(2)
LVDS/ HyperTransport
technology
3.3-V LVTTL
3.3-V LVCMOS
2.5V
1.8V
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.8-V HSTL Class I
1.8-V HSTL Class II
1.5-V HSTL Class I
1.5-V HSTL Class II
1.2-V HSTL
LVPECL
Column DDIO Output I/O
Table 5–86. Maximum DCD for DDIO Output on Row I/O Pins with PLL in the
Clock Path (Part 2 of 2)
Table 5–87. Maximum DCD for DDIO Output on Column I/O with PLL in the
Clock Path
Row DDIO Output I/O
The DCD specification is based on a no logic array noise condition.
The DCD specification is based on a no logic array noise condition.
1.2-V HSTL is only supported in -3 devices.
Table
Standard
Standard
Table
5–86:
5–87:
Note (1)
Maximum DCD (PLL Output Clock Feeding
Maximum DCD (PLL Output Clock Feeding
Note (1)
-3 Device
-3 Device
145
100
140
155
180
180
85
85
65
60
50
70
60
60
55
85
DDIO Clock Port)
DDIO Clock Port)
-4 & -5 Device
-4 & -5 Device
160
110
100
155
100
180
95
75
70
65
80
70
70
70
180
Altera Corporation
-
April 2011
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP2S90F1020C5N