EP2S90F1508I4 Altera, EP2S90F1508I4 Datasheet - Page 57

IC STRATIX II FPGA 90K 1508-FBGA

EP2S90F1508I4

Manufacturer Part Number
EP2S90F1508I4
Description
IC STRATIX II FPGA 90K 1508-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S90F1508I4

Number Of Logic Elements/cells
90960
Number Of Labs/clbs
4548
Total Ram Bits
4520488
Number Of I /o
902
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1923
EP2S90F1508I4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S90F1508I4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S90F1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S90F1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2S90F1508I4N
Manufacturer:
ALTERA
Quantity:
586
Part Number:
EP2S90F1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S90F1508I4N
Manufacturer:
ALTERA
0
Company:
Part Number:
EP2S90F1508I4N
Quantity:
100
Altera Corporation
May 2007
global clock networks can also be driven by internal logic for internally
generated global clocks and asynchronous clears, clock enables, or other
control signals with large fanout.
pins driving global clock networks.
Figure 2–31. Global Clocking
Regional Clock Network
There are eight regional clock networks RCLK[7..0] in each quadrant of
the Stratix II device that are driven by the dedicated CLK[15..0] input
pins, by PLL outputs, or by internal logic. The regional clock networks
provide the lowest clock delay and skew for logic contained in a single
quadrant. The CLK clock pins symmetrically drive the RCLK networks in
a particular quadrant, as shown in
CLK[3..0]
Global Clock [15..0]
CLK[7..4]
Figure 2–31
Figure
Stratix II Device Handbook, Volume 1
CLK[15..12]
Global Clock [15..0]
2–32.
shows the 16 dedicated CLK
Stratix II Architecture
CLK[11..8]
2–49

Related parts for EP2S90F1508I4