XC3S200AN-4FTG256C Xilinx Inc, XC3S200AN-4FTG256C Datasheet - Page 97

• Manufacturer Part Number: XC3S200AN-4FTG256C
• Description: IC SPARTAN-3AN FPGA 200K 256FTBG
• Manufacturer: Xilinx Inc
• Series: Spartan™-3ANr

Specifications of XC3S200AN-4FTG256C

• Total Ram Bits: 294912
• Number Of Logic Elements/cells: 4032
• Number Of Labs/clbs: 448
• Number Of I /o: 195
• Number Of Gates: 200000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 256-LBGA
• No. Of Logic Blocks: 4032
• No. Of Gates: 200000
• No. Of Macrocells: 4032
• Family Type: Spartan-3AN
• No. Of Speed Grades: 4
• No. Of I/o's: 195
• Package: 256FTBGA
• Family Name: Spartan®-3AN
• Device Logic Units: 4032
• Device System Gates: 200000
• Maximum Internal Frequency: 667 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 195
• Ram Bits: 294912
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1553

Table 76: Spartan-3AN FGG400 Pinout (Cont’d)
User I/Os by Bank
Table 77
The AWAKE pin is counted as a dual-purpose I/O.
Table 77: User I/Os Per Bank for the XC3S400AN in the FGG400 Package
Footprint Migration Differences
The XC3S400AN is the only Spartan-3AN FPGA offered in the FGG400 package.
The XC3S400AN FPGA is pin compatible with the Spartan-3A XC3S400A FPGA in the FG(G)400 package, although the
Spartan-3A FPGA requires an external configuration source.
DS557 (v4.1) April 1, 2011
Product Specification
Top
Right
Bottom
Left
VCCAUX TMS
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCAUX VCCAUX
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
Bank
Package
Edge
Total
indicates how the 311 available user-I/O pins are distributed between the four I/O banks on the FGG400 package.
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
I/O Bank
Pin Name
0
1
2
3
Maximum I/Os
311
77
79
76
79
FGG400
Ball
N20
M11
N10
A13
E16
K13
K11
J10
J12
L10
L12
H1
M9
E4
T5
Y8
K9
L8
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCAUX
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
VCCINT
JTAG
Type
155
I/O
50
21
35
49
www.xilinx.com
INPUT
12
12
16
46
6
All Possible I/O Pins by Type
Spartan-3AN FPGA Family: Pinout Descriptions
DUAL
30
21
52
1
0
VREF
26
6
8
6
6
CLK
32
8
8
8
8
97