SPARTAN-3A FPGA 1M 256-FTBGA

 

XC3S1000-5FTG256C

Manufacturer Part NumberXC3S1000-5FTG256C
DescriptionSPARTAN-3A FPGA 1M 256-FTBGA
ManufacturerXilinx Inc
SeriesSpartan™-3
XC3S1000-5FTG256C datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC3S1000-5FTG256C

Number Of Logic Elements/cells17280Number Of Labs/clbs1920
Total Ram Bits442368Number Of I /o173
Number Of Gates1000000Voltage - Supply1.14 V ~ 1.26 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case256-LBGAFor Use With122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
Page 73/217

Download datasheet (6Mb)Embed
PrevNext
R
Table 45: Timing for the IOB Three-State Path
Symbol
Description
Synchronous Output Enable/Disable Times
T
Time from the active transition at the
IOCKHZ
OTCLK input of the Three-state
Flip-Flop (TFF) to when the Output pin
enters the high-impedance state
(2)
T
Time from the active transition at TFF’s
IOCKON
OTCLK input to when the Output pin
drives valid data
Asynchronous Output Enable/Disable Times
T
Time from asserting the Global Three
GTS
State (GTS) net to when the Output pin
enters the high-impedance state
Set/Reset Times
T
Time from asserting TFF’s SR input to
IOSRHZ
when the Output pin enters a
high-impedance state
(2)
T
Time from asserting TFF’s SR input at
IOSRON
TFF to when the Output pin drives
valid data
Notes:
1.
The numbers in this table are tested using the methodology presented in
forth in
Table 31
and
Table
34.
2.
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned
to the data Output. When this is true, add the appropriate Output adjustment from
3.
For minimums, use the values reported by the Xilinx timing analyzer.
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Spartan-3 FPGA Family: DC and Switching Characteristics
Conditions
LVCMOS25, 12mA
output drive, Fast slew
rate
LVCMOS25, 12mA
output drive, Fast slew
rate
LVCMOS25, 12mA
output drive, Fast slew
rate
Table 47
and are based on the operating conditions set
Table
www.xilinx.com
Speed Grade
-5
-4
Device
Max
Max
Units
All
0.74
0.85
ns
All
0.72
0.82
ns
XC3S200
7.71
8.87
ns
XC3S400
XC3S50
8.38
9.63
ns
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
All
1.55
1.78
ns
XC3S200
2.24
2.57
ns
XC3S400
XC3S50
2.91
3.34
ns
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
46.
73