XCV100-6PQ240C

Manufacturer Part NumberXCV100-6PQ240C
DescriptionIC FPGA 2.5V C-TEMP 240-PQFP
ManufacturerXilinx Inc
SeriesVirtex™
XCV100-6PQ240C datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of XCV100-6PQ240C

Number Of Logic Elements/cells2700Number Of Labs/clbs600
Total Ram Bits40960Number Of I /o166
Number Of Gates108904Voltage - Supply2.375 V ~ 2.625 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case240-BFQFPLead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Page 5/76

Download datasheet (551Kb)Embed
PrevNext
R
DS003-2 (v2.8.1) December 9, 2002
Architectural Description
Virtex Array
The Virtex user-programmable gate array, shown in
Figure
1, comprises two major configurable elements: con-
figurable logic blocks (CLBs) and input/output blocks
(IOBs).
•
CLBs provide the functional elements for constructing
logic
•
IOBs provide the interface between the package pins
and the CLBs
CLBs interconnect through a general routing matrix (GRM).
The GRM comprises an array of routing switches located at
the intersections of horizontal and vertical routing channels.
Each CLB nests into a VersaBlock™ that also provides local
routing resources to connect the CLB to the GRM.
The VersaRing™ I/O interface provides additional routing
resources around the periphery of the device. This routing
improves I/O routability and facilitates pin locking.
The Virtex architecture also includes the following circuits
that connect to the GRM.
•
Dedicated block memories of 4096 bits each
•
Clock DLLs for clock-distribution delay compensation
and clock domain control
•
3-State buffers (BUFTs) associated with each CLB that
drive dedicated segmentable horizontal routing
resources
Values stored in static memory cells control the configurable
logic elements and interconnect resources. These values
load into the memory cells on power-up, and can reload if
necessary to change the function of the device.
Input/Output Block
The Virtex IOB,
Figure
2, features SelectIO™ inputs and
outputs that support a wide variety of I/O signalling stan-
dards, see
Table
1.
The three IOB storage elements function either as edge-trig-
gered D-type flip-flops or as level sensitive latches. Each
IOB has a clock signal (CLK) shared by the three flip-flops
and independent clock enable signals for each flip-flop.
In addition to the CLK and CE control signals, the three
flip-flops share a Set/Reset (SR). For each flip-flop, this sig-
nal can be independently configured as a synchronous Set,
a synchronous Reset, an asynchronous Preset, or an asyn-
chronous Clear.
© 1999-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS003-2 (v2.8.1) December 9, 2002
Product Specification
0
Virtex™ 2.5 V
Field Programmable Gate Arrays
Product Specification
0
0
The output buffer and all of the IOB control signals have
independent polarity controls.
DLL
VersaRing
VersaRing
DLL
Figure 1: Virtex Architecture Overview
All pads are protected against damage from electrostatic
discharge (ESD) and from over-voltage transients. Two
forms of over-voltage protection are provided, one that per-
mits 5 V compliance, and one that does not. For 5 V compli-
ance, a Zener-like structure connected to ground turns on
when the output rises to approximately 6.5 V. When PCI
3.3 V compliance is required, a conventional clamp diode is
connected to the output supply voltage, V
Optional pull-up and pull-down resistors and an optional
weak-keeper circuit are attached to each pad. Prior to con-
figuration, all pins not involved in configuration are forced
into their high-impedance state. The pull-down resistors and
the weak-keeper circuits are inactive, but inputs can option-
ally be pulled up.
The activation of pull-up resistors prior to configuration is
controlled on a global basis by the configuration mode pins.
If the pull-up resistors are not activated, all the pins will float.
Consequently, external pull-up or pull-down resistors must
be provided on pins required to be at a well-defined logic
level prior to configuration.
All Virtex IOBs support IEEE 1149.1-compatible boundary
scan testing.
www.xilinx.com
1-800-255-7778
IOBs
DLL
CLBs
IOBs
DLL
vao_b.eps
.
CCO
Module 2 of 4
1

Related parts for XCV100-6PQ240C

Part Number DescriptionManufacturer Datasheet
  XCV100E-6PQ240C IC FPGA 1.8V 128K GATES 240-PQFP Xilinx Inc
  XCV100E-6PQ240I IC FPGA 1.8V I-TEMP 240-PQFP Xilinx Inc
  XCV100E-6PQG240C IC FPGA 1.8V 128K GATES 240-PQFP Xilinx Inc
XCV100-5PQ240C  XCV100-5PQ240C IC FPGA 2.5V 108K GATES 240-PQFP Xilinx Inc
  XCV100E-6CS144C IC FPGA 1.8V C-TEMP 144-CSA Xilinx Inc
  XCV100E-6FG256C IC FPGA 1.8V C-TEMP 256-FBGA Xilinx Inc
  XCV100E-6CS144I IC FPGA 1.8V I-TEMP 144-CSA Xilinx Inc
  XCV100E-7CS144C IC FPGA 1.8V C-TEMP 144-CSA Xilinx Inc
  XCV100E-6BG352C IC FPGA 1.8V 128K GATES 352-MBGA Xilinx Inc
  XCV100-4CS144C IC FPGA 2.5V C-TEMP 144-CSA Xilinx Inc
  XCV100E-7FG256C IC FPGA 1.8V C-TEMP 256-FBGA Xilinx Inc
  XCV100E-8CS144C IC FPGA 1.8V C-TEMP 144-CSA Xilinx Inc
  XCV100E-7CS144I IC FPGA 1.8V I-TEMP 144-CSA Xilinx Inc
  XCV100E-7PQ240C IC FPGA 1.8V C-TEMP 240-PQFP Xilinx Inc
XCV100-4TQ144C  XCV100-4TQ144C IC FPGA 2.5V C-TEMP 144-TQFP Xilinx Inc