XC2VP7-5FFG896I

Manufacturer Part NumberXC2VP7-5FFG896I
DescriptionIC FPGA VIRTEX-II PRO 896-FBGA
ManufacturerXilinx Inc
SeriesVirtex™-II Pro
XC2VP7-5FFG896I datasheet
 


Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells11088Number Of Labs/clbs1232
Total Ram Bits811008Number Of I /o396
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case896-BBGA, FCBGA
Lead Free Status / RoHS StatusLead free / RoHS CompliantNumber Of Gates-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
Page 122/430

Download datasheet (4Mb)Embed
PrevNext
R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
Table 64: Example Pin-to-Pin Setup/Hold: Source-Synchronous Configuration
Description
Example Data Input Set-Up and Hold Times
Relative to a Forwarded Clock Input Pin,
Using DCM and Global Clock Buffer.
Values represent an 18-bit bus located in Banks
2, 3, 6, or 7 and grouped to one Horizontal
Global Clock Line. TRACE must be used to
determine the actual values for any given
design.
For situations where clock and data inputs
conform to different standards, adjust the setup
and hold values accordingly using the values
shown in
IOB Input Switching Characteristics
Standard Adjustments, page
23.
No Delay
(2)
Global Clock and IFF
with DCM
Notes:
1. The timing values were measured using the fine-phase adjustment feature of the DCM. These measurements include:
-
CLK0 and CLK180 DCM jitter
-
Worst-case duty-cycle distortion using CLK0 and CLK180, T
Package skew is not included in these measurements.
2. IFF = Input Flip-Flop
Source Synchronous Timing Budgets
This section describes how to use the parameters provided
in the
Source-Synchronous Switching Characteristics
tion to develop system-specific timing budgets. The follow-
ing analysis provides information necessary for determining
Virtex-II Pro contributions to an overall system timing analy-
sis; no assumptions are made about the effects of
Inter-Symbol Interference or PCB skew.
Virtex-II Pro Transmitter Data-Valid Window (T
T
is the minimum aggregate valid data period for a
X
source-synchronous data bus at the pins of the device and
is calculated as follows:
(1)
T
= Data Period - [Jitter
+ Duty Cycle Distortion
X
(3)
(4)
TCKSKEW
+ TPKGSKEW
DS083 (v4.7) November 5, 2007
Product Specification
Symbol
(1)
T
/T
PSDCM_0
PHDCM_0
XC2VP20
XC2VPX20
XC2VP30
XC2VP40
XC2VP50
XC2VP70
XC2VPX70
XC2VP100
DCD_CLK180
Notes:
1. Jitter values and accumulation methodology to be provided in
sec-
a future release of this document. The absolute period jitter
values found in the
particular DCM output clock used to clock the IOB FF can be
used for a best case analysis.
2. This value depends on the clocking methodology used. See
Note1 for
3. This value represents the worst-case clock-tree skew
observable between sequential I/O elements. Significantly
)
X
less clock-tree skew exists for I/O registers that are close to
each other and fed by the same or adjacent clock-tree
branches. Use the Xilinx FPGA_Editor and Timing Analyzer
tools to evaluate clock skew specific to your application.
4. These values represent the worst-case skew between any two
balls of the package: shortest flight time to longest flight time
(2)
+
from Pad to Ball.
]
www.xilinx.com
Speed Grade
Device
7
6
XC2VP2
0.23/0.39
0.21/0.42
0.21/0.42
XC2VP4
0.26/0.37
0.24/0.40
0.24/0.41
XC2VP7
0.18/ 0.36
0.18/ 0.40
0.18/ 0.41
0.14/ 0.41
0.13/ 0.42
0.12/ 0.44
0.14/ 0.41
0.13/ 0.42
0.12/ 0.44
0.29/ 0.25
0.31/ 0.24
0.31/ 0.24
0.25/ 0.30
0.26/ 0.29
0.27/ 0.29
0.18/ 0.36
0.18/ 0.38
0.17/ 0.39
0.18/ 0.37
0.18/ 0.38
0.18/ 0.38
0.18/ 0.37
0.18/ 0.38
0.18/ 0.38
N/A
0.18/ 0.33
0.19/ 0.37
DCM Timing Parameters
Table 61
.
5
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
section of the
Module 3 of 4
51