XC2VP7-5FFG896I

Manufacturer Part NumberXC2VP7-5FFG896I
DescriptionIC FPGA VIRTEX-II PRO 896-FBGA
ManufacturerXilinx Inc
SeriesVirtex™-II Pro
XC2VP7-5FFG896I datasheet
 


Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells11088Number Of Labs/clbs1232
Total Ram Bits811008Number Of I /o396
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case896-BBGA, FCBGA
Lead Free Status / RoHS StatusLead free / RoHS CompliantNumber Of Gates-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
Page 125/430

Download datasheet (4Mb)Embed
PrevNext
R
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
Date
Version
08/25/03
2.9
09/10/03
2.10
10/14/03
2.11
11/10/03
2.12
12/05/03
3.0
DS083 (v4.7) November 5, 2007
Product Specification
Updated time and frequency parameters as per speedsfile v1.81.
Table
1: Footnote (2) rewritten to specify “one or more banks.”
Table
2: Added footnote referring to XAPP659 for 3.3V I/O operation.
Table 50
and
Table
51: Revised test setup footnote to refer to
specified a capacitive load parameter.
Table
54: Due to a document compilation error in v2.8, some DCM parameters were
erroneously omitted from the full data sheet file (all four modules concatenated),
though not from the stand-alone Module 3 file. The omitted parameters have been
restored.
Table 61
and
Table
63: Corrected parameters to expression in picoseconds, as
labeled. Previously expressed in nanoseconds, but labeled picoseconds.
Figure 6: Added note to figure regarding termination resistors.
Table
5: Added I
for XC2VP30 device.
CCINTMIN
Figure
7: Changed representation of mode pins M0, M1, and M2 indicating that they
must be held to a constant DC level during and after configuration.
Table
46: Added footnote indicating that mode pins M0, M1, and M2 must be held to a
constant DC level during and after configuration.
Table
1: Deleted Footnote (2), which had derated the absolute maximum T
or more banks operated at 3.3V. Changed T
temperature” to “Maximum junction temperature”. Added new Footnote (2) linking to
website for package thermal data.
Table 4
and
Table
5: Filled in power-on and quiescent current parameters for all
devices through XC2VP70. Added Industrial Grade multiplier specification to Footnote
(1) in both tables.
In section
General Power Supply
Requirements, replaced reference to Answer Record
11713 with reference to
regarding handling of simultaneously switching
XAPP689
outputs (SSO).
In section
I/O Standard Adjustment Measurement
-
Table 36
renamed
Input Delay Measurement
-
Added new
Table
37,
Output Delay Measurement
-
Replaced
Figure
6,
Generalized Test
-
Revised and extended text describing output delay measurement procedure.
Table
55: For Input Clock Low/High Pulse Width, PSCLK and CLKIN, changed existing
Footnote (2) to new Footnote (3).
Table
1: Changed 3.3V absolute max V
footnote referring to
XAPP659
.
Table
4: Removed MIN column from table.
XC2VP2 through XC2VP70 speed grades -5, -6, and -7, and XC2VP100 speed grades
-5 and -6, updated and released to Production status as per speedsfile v1.83.
Featured changes:
-
Speedsfile parameter values for -7 speed grade added for devices
XC2VP2-XC2VP70.
-
Table 13
and
Table
14: Pin-to-pin and register-to_register performance parameter
values added.
-
Table
61: New parameter T
DCD_LOCAL
-
All remaining source-synchronous parameter values added
www.xilinx.com
Revision
Figure
6. Previously
description from “Operating junction
J
Methodology:
Methodology. Added footnotes.
Methodology.
Setup, with new drawing.
and V
from 3.75V to 4.05V. Added
IN
TS
(and footnote) replaces T
DCD_CLK0
(Table 61
when one
J
.
& following).
Module 3 of 4
54