XC2VP7-5FFG896I

Manufacturer Part NumberXC2VP7-5FFG896I
DescriptionIC FPGA VIRTEX-II PRO 896-FBGA
ManufacturerXilinx Inc
SeriesVirtex™-II Pro
XC2VP7-5FFG896I datasheet
 


Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells11088Number Of Labs/clbs1232
Total Ram Bits811008Number Of I /o396
Voltage - Supply1.425 V ~ 1.575 VMounting TypeSurface Mount
Operating Temperature-40°C ~ 100°CPackage / Case896-BBGA, FCBGA
Lead Free Status / RoHS StatusLead free / RoHS CompliantNumber Of Gates-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
Page 40/430

Download datasheet (4Mb)Embed
PrevNext
R
Bank 0
Bank 1
Bank 5
Bank 4
Figure 24: I/O Banks: Wire-Bond Packages (FG)
Top View
Bank 1
Bank 0
Bank 4
Bank 5
Figure 25: I/O Banks: Flip-Chip Packages (FF)
Top View
Some input standards require a user-supplied threshold
voltage (V
), and certain user-I/O pins are automatically
REF
configured as V
inputs. Approximately one in six of the
REF
I/O pins in the bank assume this role.
V
pins within a bank are interconnected internally, thus
REF
only one V
voltage can be used within each bank. How-
REF
ever, for correct operation, all V
REF
connected to the external reference voltage source.
The V
and the V
pins for each bank appear in the
CCO
REF
device pinout tables. Within a given package, the number of
V
and V
pins can vary depending on the size of
REF
CCO
device. In larger devices, more I/O pins convert to V
pins. Since these are always a superset of the V
used for smaller devices, it is possible to design a PCB that
permits migration to a larger device if necessary.
All V
pins for the largest device anticipated must be con-
REF
nected to the V
voltage and not used for I/O. In smaller
REF
devices, some V
pins used in larger devices do not con-
CCO
DS083 (v4.7) November 5, 2007
Product Specification
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
nect within the package. These unconnected pins can be
left unconnected externally, or, if necessary, they can be
connected to V
Rules for Combining I/O Standards in the Same Bank
The following rules must be obeyed to combine different
input, output, and bi-directional standards in the same bank:
1. Combining output standards only. Output standards
with the same output V
combined in the same bank.
Compatible example:
Incompatible example:
ug002_c2_014_041403
2. Combining input standards only. Input standards
with the same input V
can be combined in the same bank.
Compatible example:
Incompatible example:
Incompatible example:
3. Combining input standards and output standards.
Input standards and output standards with the same
input V
combined in the same bank.
Compatible example:
ds031_66_041403
Incompatible example:
4. Combining bi-directional standards with input or
output standards. When combining bi-directional I/O
with other standards, make sure the bi-directional
standard can meet rules 1 through 3 above.
5. Additional rules for combining DCI I/O standards.
a. No more than one Single Termination type (input or
pins in the bank must be
b. No more than one Split Termination type (input or
REF
pins
REF
The implementation tools will enforce the above design
rules.
Table 12, page
supplies.
www.xilinx.com
to permit migration to a larger device.
CCO
requirement can be
CCO
SSTL2_I and LVDS_25 outputs
SSTL2_I (output V
= 2.5V) and
CCO
LVCMOS33 (output V
= 3.3V) outputs
CCO
and input V
CCO
REF
LVCMOS15 and HSTL_IV inputs
LVCMOS15 (input V
= 1.5V) and
CCO
LVCMOS18 (input V
= 1.8V) inputs
CCO
HSTL_I_DCI_18 (V
= 0.9V) and
REF
HSTL_IV_DCI_18 (V
= 1.1V) inputs
REF
and output V
requirement can be
CCO
CCO
LVDS_25 output and HSTL_I input
LVDS_25 output (output V
= 2.5V) and
CCO
HSTL_I_DCI_18 input (input V
= 1.8V)
CCO
output) is allowed in the same bank.
Incompatible example:
HSTL_IV_DCI input and HSTL_III_DCI input
output) is allowed in the same bank.
Incompatible example:
HSTL_I_DCI input and HSTL_II_DCI input
30, summarizes all standards and voltage
requirements
Module 2 of 4
29