XC5VLX50T-1FFG1136C Xilinx Inc, XC5VLX50T-1FFG1136C Datasheet - Page 126

IC FPGA VIRTEX-5 50K 1136FBGA

XC5VLX50T-1FFG1136C

Manufacturer Part Number
XC5VLX50T-1FFG1136C
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG1136C

Total Ram Bits
2211840
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1136-BBGA, FCBGA
No. Of Logic Blocks
7200
No. Of Gates
50000
Family Type
Virtex-5 LXT
No. Of Speed Grades
1
No. Of I/o's
480
Clock Management
PLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1564

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
MOT
Quantity:
1 831
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
14
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
8 866
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
281
Part Number:
XC5VLX50T-1FFG1136C
0
Company:
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
1 400
Part Number:
XC5VLX50T-1FFG1136CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136CES
Quantity:
189
Chapter 4: Block RAM
Table 4-6: Port Aspect Ratio for RAMB18 and RAMB18SDP
Table 4-7: Port Aspect Ratio for RAMB36
126
72 (RAMB36SDP)
Port Data Width
36 (RAMB18SDP)
Port Data Width
1 (Cascade)
18
36
18
1
2
4
9
1
2
4
9
Data-In Buses - DI[A|B]<#:0> & DIP[A|B]<#:0>
Data-Out Buses - DO[A|B]<#:0> and DOP[A|B]<#:0>
Port Address Width
Port Address Width
For cascadable block RAM using the RAMB36, the data width is one bit, and the address
bus is 16 bits <15:0>. The address bit 15 is only used in cascadable block RAM. For non-
cascading block RAM, connect High.
Data and address pin mapping is further described in the
RAMB36 Primitive Design
Data-in buses provide the new data value to be written into RAM. The regular data-in bus
(DI), plus the parity data-in bus (DIP) when available, have a total width equal to the port
width. For example the 36-bit port data width is represented by DI<31:0> and DIP<3:0>, as
shown in
Data-out buses reflect the contents of memory cells referenced by the address bus at the
last active clock edge during a read operation. During a write operation (WRITE_FIRST or
READ_FIRST configuration), the data-out buses reflect either the data being written or the
stored value before write. During a write operation in NO_CHANGE mode, data-out
buses are not changed. The regular data-out bus (DO) plus the parity data-out bus (DOP)
(when available) have a total width equal to the port width, as shown in
Table
4-7.
15
14
13
12
11
10
16
9
14
13
12
11
10
9
Table 4-6
and
Depth
32,768
16,384
65536
8,192
4,096
2,048
1,024
Depth
16,384
512
8,192
4,096
2,048
1,024
512
Table
www.xilinx.com
Considerationssection.
4-7.
ADDR Bus
ADDR Bus
<14:0>
<14:1>
<14:2>
<14:3>
<14:4>
<14:5>
<14:6>
<15:0>
<13:0>
<13:1>
<13:2>
<13:3>
<13:4>
<13:5>
DI Bus / DO Bus
DI Bus / DO Bus
<15:0>
<31:0>
<63:0>
<1:0>
<3:0>
<7:0>
<15:0>
<31:0>
<0>
<0>
<1:0>
<3:0>
<7:0>
<0>
Additional RAMB18 and
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
DIP Bus / DOP Bus
DIP Bus / DOP Bus
Table 4-6
<1:0>
<3:0>
<7:0>
<1:0>
<3:0>
<0>
NA
NA
NA
NA
<0>
NA
NA
NA
and

Related parts for XC5VLX50T-1FFG1136C