XC5VLX50T-1FFG1136C Xilinx Inc, XC5VLX50T-1FFG1136C Datasheet - Page 149

IC FPGA VIRTEX-5 50K 1136FBGA

XC5VLX50T-1FFG1136C

Manufacturer Part Number
XC5VLX50T-1FFG1136C
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG1136C

Total Ram Bits
2211840
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1136-BBGA, FCBGA
No. Of Logic Blocks
7200
No. Of Gates
50000
Family Type
Virtex-5 LXT
No. Of Speed Grades
1
No. Of I/o's
480
Clock Management
PLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1564

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
MOT
Quantity:
1 831
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
14
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
8 866
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
281
Part Number:
XC5VLX50T-1FFG1136C
0
Company:
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
1 400
Part Number:
XC5VLX50T-1FFG1136CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136CES
Quantity:
189
FIFO VHDL and Verilog Templates
FIFO Timing Models and Parameters
Table 4-20: FIFO Timing Parameters
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Setup and Hold Relative to Clock (CLK)
T
T
T
T
T
T
T
T
Clock to Out Delays
T
T
T
T
T
T
T
RXCK
RCKX
RDCK_DI
RCKD_DI
RCCK_RDEN
RCKC_RDEN
RCCK_WREN
RCKC_WREN
RCKO_DO
RCKO_AEMPTY
RCKO_AFULL
RCKO_EMPTY
RCKO_FULL
RCKO_RDERR
RCKO_WRERR
Parameter
= Setup time (before clock edge)
= Hold time (after clock edge)
/
(4)
(1)
(2)
/
(5)
/
(5)
(2)
(2)
(2)
(2)
(2)
Data inputs
Read enable
Write enable
Clock to data output
Clock to almost empty
output
Clock to almost full
output
Clock to empty output
Clock to full output
Clock to read error
output
Clock to write error
output
Similarly, the ALMOST_EMPTY flag can be used to stop reading. However, this would
make it impossible to read the very last entries remaining in the FIFO. The user can ignore
the Almost Empty signal and continue to read until EMPTY is asserted.
The Almost Full and Almost Empty offsets can also be used in unstoppable block transfer
applications to signal that a complete block of data can be written or read.
When setting the offset ranges in the design tools, use hexadecimal notation.
VHDL and Verilog templates are available in the Libraries Guide.
Table 4-20
Function
shows the FIFO parameters.
AEMPTY
WRERR
Control
EMPTY
www.xilinx.com
AFULL
RDERR
WREN
Signal
RDEN
FULL
DO
DI
Time before/after RDCLK that RDEN must be stable.
Time before/after WRCLK that WREN must be stable.
Time after RDCLK that the output data is stable at the
DO outputs of the FIFO. The synchronous FIFO with
DO_REG = 0 is different than in multirate mode.
Time after RDCLK that the Almost Empty signal is
stable at the ALMOSTEMPTY outputs of the FIFO.
Time after WRCLK that the Almost Full signal is
stable at the ALMOSTFULL outputs of the FIFO.
Time after RDCLK that the Empty signal is stable at
the EMPTY outputs of the FIFO.
Time after WRCLK that the Full signal is stable at the
FULL outputs of the FIFO.
Time after RDCLK that the Read Error signal is stable
at the RDERR outputs of the FIFO.
Time after WRCLK that the Write Error signal is stable
at the WRERR outputs of the FIFO.
Time before/after WRCLK that D1 must be stable.
FIFO VHDL and Verilog Templates
Description
149

Related parts for XC5VLX50T-1FFG1136C