XC5VLX50T-1FFG1136C Xilinx Inc, XC5VLX50T-1FFG1136C Datasheet - Page 376

IC FPGA VIRTEX-5 50K 1136FBGA

XC5VLX50T-1FFG1136C

Manufacturer Part Number
XC5VLX50T-1FFG1136C
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG1136C

Total Ram Bits
2211840
Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1136-BBGA, FCBGA
No. Of Logic Blocks
7200
No. Of Gates
50000
Family Type
Virtex-5 LXT
No. Of Speed Grades
1
No. Of I/o's
480
Clock Management
PLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1564

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
MOT
Quantity:
1 831
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
14
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
200
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC5VLX50T-1FFG1136C
Manufacturer:
XILINX
Quantity:
8 866
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
281
Part Number:
XC5VLX50T-1FFG1136C
0
Company:
Part Number:
XC5VLX50T-1FFG1136C
Quantity:
1 400
Part Number:
XC5VLX50T-1FFG1136CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-1FFG1136CES
Quantity:
189
Chapter 8: Advanced SelectIO Logic Resources
376
Guidelines for Expanding the Parallel-to-Serial Converter Bit Width
Figure 8-16
master and slave OSERDES modules. Ports Q3-Q6 are used for the last four bits of the
parallel interface on the slave OSERDES (LSB to MSB).
X-Ref Target - Figure 8-16
Table 8-8
Table 8-8: OSERDES SDR/DDR Data Width Availability
1.
2.
3.
4.
5.
The slave inputs used for data widths requiring width expansion are listed in
Table 8-9: Slave Inputs Used for Data Width Expansion
SDR Data Widths
DDR Data Widths
Data Inputs[0:5]
Data Inputs[6:9]
Both the OSERDES modules must be adjacent master and slave pairs.
Set the SERDES_MODE attribute for the master OSERDES to MASTER and the slave
OSERDES to SLAVE. See
The user must connect the SHIFTIN ports of the MASTER to the SHIFTOUT ports of
the SLAVE.
The SLAVE only uses the ports D3 to D6 as an input.
DATA_WIDTH for Master and Slave are equal. See
Data Width
lists the data width availability for SDR and DDR mode.
illustrates a block diagram of a 10:1 DDR parallel-to-serial converter using the
Figure 8-16: Block Diagram of OSERDES Width Expansion
10
7
8
www.xilinx.com
SERDES_MODE
2, 3, 4, 5, 6, 7, 8
4, 6, 8, 10
SERDES_MODE = MASTER
D1
D2
D3
D4
D5
D6
D1
D2
D3
D4
D5
D6
Slave Inputs Used
SERDES_MODE=SLAVE
SHIFTOUT1 SHIFTOUT2
SHIFTIN1
D3–D4
D3–D6
OSERDES
OSERDES
D3
(Master)
(Slave)
Attribute.
SHIFTIN2
DATA_WIDTH
OQ
OQ
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Attribute.
ug190_8_16_100307
Data Out
Table
8-9.

Related parts for XC5VLX50T-1FFG1136C