XC5VLX50T-1FFG1136C Xilinx Inc, XC5VLX50T-1FFG1136C Datasheet - Page 381

• Manufacturer Part Number: XC5VLX50T-1FFG1136C
• Description: IC FPGA VIRTEX-5 50K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX50T-1FFG1136C

• Total Ram Bits: 2211840
• Number Of Logic Elements/cells: 46080
• Number Of Labs/clbs: 3600
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 7200
• No. Of Gates: 50000
• Family Type: Virtex-5 LXT
• No. Of Speed Grades: 1
• No. Of I/o's: 480
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1564

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Reset Output Timing
Clock Event 1
T1, T2, and T4 are driven Low to release the 3-state condition. The serialization paths of
T1–T4 and D1–D4 in the OSERDES are identical (including latency), such that the bits
EFGH are always aligned with the 0010 presented at the T1–T4 pins during Clock Event 1.
Clock Event 2
The data bit E appears at OQ one CLK cycle after EFGH is sampled into the OSERDES. This
latency is consistent with the
CLK cycle.
The 3-state bit 0 at T1 during Clock Event 1 appears at TQ one CLK cycle after 0010 is
sampled into the OSERDES 3-state block. This latency is consistent with the
listing of a 4:1 DDR mode OSERDES latency of one CLK cycle.
Clock Event 1
A reset pulse is generated on the rising edge of CLKDIV. Because the pulse must take two
different routes to get to OSERDES0 and OSERDES1, there are different propagation
delays for both paths. The difference in propagation delay is emphasized in
The path to OSERDES0 is very long and the path to OSERDES1 is very short, such that
each OSERDES receives the reset pulse in a different CLK cycle. The internal resets for both
CLK and CLKDIV go into reset asynchronously when the SR input is asserted.
X-Ref Target - Figure 8-20
Figure 8-20: Two OSERDES Coming Out of Reset Synchronously with One Another
Internal Reset
Internal Reset
(CLKDIV)
Signal at
SR Input
(CLK)
www.xilinx.com
OSERDES0
OSERDES1
OSERDES0
OSERDES1
OSERDES0
OSERDES1
Table 8-10
CLKDIV
Output Parallel-to-Serial Logic Resources (OSERDES)
CLK
Event 1
listing of a 4:1 DDR mode OSERDES latency of one
Clock
Event 2
Clock
Event 3
Clock
Clock
Event 4
UG070_c8_20_100307
Table 8-10
Figure
8-20.
381