XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 144

IC FPGA VIRTEX-5 50K 665FCBGA

XC5VLX50T-2FFG665I

Manufacturer Part Number
XC5VLX50T-2FFG665I
Description
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-2FFG665I
Quantity:
2 392
Part Number:
XC5VLX50T-2FFG665I
0
Chapter 4: Block RAM
FIFO Operations
144
Reset
Operating Mode
Standard Mode
First Word Fall Through (FWFT) Mode
Table 4-15: FIFO I/O Port Names and Descriptions (Continued)
Reset is an asynchronous signal for both multirate and synchronous FIFO. Reset must be
asserted for three cycles to reset all read and write address counters and initialize flags
after power up. Reset does not clear the memory, nor does it clear the output register.
When reset is asserted High, EMPTY and ALMOST_EMPTY will be set to 1, FULL and
ALMOST_FULL will be reset to 0. The reset signal must be High for at least three read
clock and write clock cycles to ensure all internal states are reset to the correct values.
During RESET, RDEN and WREN must be held Low.
There are two operating modes in FIFO functions. They differ only in output behavior
immediately after the first word is written to a previously empty FIFO.
After the first word is written into an empty FIFO, the Empty flag deasserts synchronously
with RDCLK. After Empty is deasserted Low and RDEN is asserted, the first word will
appear at DO on the rising edge of RDCLK.
After the first word is written into an empty FIFO, this word automatically appears at DO
before RDEN is asserted. Subsequent Read operations require Empty to be Low and RDEN
to be High.
ALMOSTEMPTY
RDCOUNT
WRCOUNT
WRERR
RDERR
Port Name
Figure 4-20
Direction
Output
Output
Output
Output
Output
illustrates the difference between standard mode and FWFT mode.
www.xilinx.com
Almost all valid entries in FIFO have been read.
Synchronous with RDCLK. The offset for this flag is user
configurable. See
deassertion.
The FIFO data read pointer. It is synchronous with RDCLK.
The value will wrap around if the maximum read pointer
value has been reached.
The FIFO data write pointer. It is synchronous with WRCLK.
The value will wrap around if the maximum write pointer
value has been reached.
When the FIFO is full, any additional write operation
generates an error flag. Synchronous with WRCLK.
When the FIFO is empty, any additional read operation
generates an error flag. Synchronous with RDCLK.
Table 4-16
Description
for the clock latency for flag
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010

Related parts for XC5VLX50T-2FFG665I